


INCUBATEUR NÉONATAL



Code examen 51025504

B.E.P ELECTRONIQUE
E.P.3 TRAVAUX DE SYNTHÈSE


Dossier ressources
SESSION 2000

3.4 Environmental sensor housing (only Inc. 8000 IC)

3.4.1 Intended use

The Incubator sensor serves measurement of the climatic conditions inside Incubator 8000. The air temperature, O₂-concentration and the relative air humidity are monitored. A skin temperature sensor may be connected to devices which are equipped accordingly.

3.4.2 Arrangement



3.4.3 Humidity sensor

In the environmental sensor housing a capacitive humidity sensor with the evaluation electronics is installed. The output voltage is:

$$U_{\text{humidity}} = \frac{7.1}{100 \%} \times \text{rel. H. (\%)} + 1.05 \text{ V}$$

3.4.4 Microswitch

The position of the environmental sensor housing is evaluated via two microswitches in four positions:

- 1 sensor housing swivelled in
- 2 sensor housing partly swivelled in
- 3 sensor housing hinged
- 4 sensor housing removed from the hinge

3.5 Skin temperature sensor

The skin temperature sensor is a NTC.

In addition to the recognition "sensor plugged in" a short-circuiting link is installed in the plug.

T (°C)	R (Ohm)
33.0	1588.3
36.0	1411.3
38.0	1293.3

3.4.3 Detailed description


3.4.3.1 Temperature sensors

Both temperature sensors are NTCs.

t (°C)	R (Ω)		t (°C)	R (Ω)
10	9950,00		25	5000,00
11	9485,30		26	4786,10
12	9044,20		27	4582,50
13	8626,30		28	4388,80
14	8230,20		29	4204,40
15	7854,70		30	4028,70
16	7498,50		31	3861,20
17	7160,50		32	3701,60
18	6839,70		33	3549,60
19	6535,20		34	3404,60
20	6246,00		35	3266,30
21	5970,80		36	3134,40
22	5709,40		37	3008,60
23	5460,90		38	2888,50
24	5224,70		39	2773,90

The sensor is designed according to the fuel cell principle as double cell, i.e. it is an electrochemical cell which builds up a voltage due to an ionic current.

The cell comprises the capsule with the electrolytes, the lead anode and the gold cathode with teflon foil.




The oxygen to be measured diffuses through the teflon diaphragm, reacts at the gold cathodes and produces lead oxide and H_2O at the lead anode. During this chemical process an electric voltage is produced which is proportional to the oxygen partial pressure. The gold cathode is polarized positive, while the lead anode is negative. Since the lead anode is converted it has a limited lifetime. The internal resistance is determined by the electrode surface, the oxygen diffusion rate and the distances. It is also dependent on the sensor lifetime. In normal condition it is 700 Ohm. Like most of the chemical processes this one is also dependent on the temperature. Because of this temperature-independent resistors are connected in parallel to the sensor which correct the measuring-circuit voltage in conjunction with the internal resistance.


ANALOG MULTIPLEXER/DEMULTIPLEXER

4067B—SINGLE 16-CHANNEL
4097B—DIFFERENTIAL 8-CHANNEL

- LOW ON RESISTANCE: 125Ω (typ.) OVER 15 V_{p-p} SIGNAL INPUT RANGE FOR V_{DD} - V_{SS} = 15V
- HIGH OFF RESISTANCE: CHANNEL LEAKAGE OF ±10pA (typ.) @ V_{DD} - V_{SS} = 10V
- MATCHED SWITCH CHARACTERISTICS: ΔR_{ON} = 5Ω (typ.) FOR V_{DD} - V_{SS} = 15V
- VERY LOW QUIESCENT POWER DISSIPATION UNDER A DIGITAL CONTROL INPUT AND SUPPLY CONDITIONS: 0.2μW (typ.) @ V_{DD} - V_{SS} = 10V
- BINARY ADDRESS DECODING ON CHIP
- QUIESCENT CURRENT SPECIFIED TO 20V FOR HCC DEVICE
- STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT CURRENT OF 100nA AT 18V AND 25°C FOR HCC DEVICE
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC TENTATIVE STANDARD No 13A, "STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIE CMOS DEVICES"



PIN CONNECTIONS



TRUTH TABLES FOR HCC/HCF4067B

A	B	C	D	INH	SELECTED CHANNEL
X	X	X	X	1	None
0	0	0	0	0	0
1	0	0	0	0	1
0	1	0	0	0	2
1	1	0	0	0	3
0	0	1	0	0	4
1	0	1	0	0	5
0	1	1	0	0	6
1	1	1	0	0	7
0	0	0	1	0	8
1	0	0	1	0	9
0	1	0	1	0	10
1	1	0	1	0	11
0	0	1	1	0	12
1	0	1	1	0	13
0	1	1	1	0	14
1	1	1	1	0	15

TRUTH TABLE FOR HCC/HCF4097B

A	B	C	INH	SELECTED CHANNEL
X	X	X	1	None
0	0	0	0	0X 0Y
1	0	0	0	1X 1Y
0	1	0	0	2X 2Y
1	1	0	0	3X 3Y
0	0	1	0	4X 4Y
1	0	1	0	5X 5Y
0	1	1	0	6X 6Y
1	1	1	0	7X 7Y

ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
V _{DD} *	Supply Voltage: HCC Types	-0.5 to +20	V
	HCF Types	-0.5 to +18	V
V _i	Input Voltage	-0.5 to V _{DD} + 0.5	V
I _i	DC Input Current (any one input)	± 10	mA
P _{tot}	Total Power Dissipation (per package)	200	mW
	Dissipation per Output Transistor for Top = Full Package Temperature Range	100	mW
T _{op}	Operating Temperature: HCC Types	-55 to +125	°C
	HCF Types	-40 to +85	°C
T _{stg}	Storage Temperature	-65 to +150	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

* All voltage values are referred to V_{SS} pin voltage.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage: HCC Types	3 to 18	V
	HCF Types	3 to 15	V
V _i	Input Voltage	0 to V _{DD}	V
T _{op}	Operating Temperature: HCC Types	-55 to +125	°C
	HCF Types	-40 to +85	°C

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

Symbol	Parameter		Test Conditions				Value						Unit										
			V _{IS} (V)	V _{EE} (V)	V _{SS} (V)	V _{DD} (V)	T _{LOW} *		25 °C			T _{HIGH} *											
							Min.	Max.	Min.	Typ.	Max.	Min.		Max.									
I _L	Quiescent Supply Current	HCC types				5	5		0.04	5		150	μA										
						10	10		0.04	10		300											
						15	20		0.04	20		600											
						20	100		0.08	100		3000											
		HCF types				5	20		0.04	20		150											
						10	40		0.04	40		300											
					15	80		0.04	80		600												
SWITCH																							
R _{ON}	On Resistance	HCC types	0 ≤ V _I ≤ V _{DD}	0	0	5	800		470	1050		1300	Ω										
						10	310		180	400		580											
						15	200		125	240		320											
		HCF types				5	850		470	1050		1200											
						10	330		180	400		520											
						15	210		125	240		300											
ΔON	Resistance ΔR _{ON} (Between any two channels)			0	0	5			10			Ω											
						10			10														
						15			5														
OFF (*) Channel Leakage Current	Any Channel OFF	HCC types	0	0	18		100		±0.1	100		1000											
		HCC types											All Channel OFF (common OUT/IN)	0	0	18		100		±0.1	100		1000
		HCF types											All Channel OFF (common OUT/IN)	0	0	15		300		±0.1	300		1000
C	Capacitance Input Output for 4067 Output for 4097 Feedthrough																						
		5																					
		55																					
		35																					
0.2																							
CONTROL																							
V _{IL}	Input Low Voltage		= V _{DD} thru 1KΩ	V _{EE} =V _{SS} R _L = 1KΩ to V _{SS} I _{IS} < 2μA (on all OFF channels)	5	1.5			1.5		1.5	V											
					10	3			3		3												
					15	4			4		4												
V _{IH}	Input High Voltage				5	3.5		3.5			3.5	V											
					10	7		7		7													
					15	11		11		11													
I _{IH} I _{IL}	Input Leakage Current	HCC types	V _I = 0/18V		18		±0.1		±10 ⁻³	±0.1		±1											
		HCF types											V _I = 0/15V	15		±0.3		±10 ⁻³	±0.3		±1		
C _I	Input Capacitance		Any Address or Inhibit Input						5	7.5		pF											

* Determined by minimum feasible leakage measurement for automatic testing

* T_{LOW} = -55 °C for HCC device; -40 °C for HCF device.

* T_{HIGH} = +125 °C for HCC device; +85 °C for HCF device.

The Noise Margin for both "1" and "0" level is: 1V min. with V_{DD} = 5V, 2V min. with V_{DD} = 10V, 2.5V min. with V_{DD} = 15V




3 TO 8 LINE DECODER (INVERTING)

- HIGH SPEED
 $t_{PD} = 16 \text{ ns (TYP.)}$ at $V_{CC} = 5 \text{ V}$
- LOW POWER DISSIPATION
 $I_{CC} = 4 \mu\text{A}$ AT $T_A = 25 \text{ }^\circ\text{C}$
- OUTPUT DRIVE CAPABILITY
10 LSTTL LOADS
- BALANCED PROPAGATION DELAYS
 $t_{PLH} = t_{PHL}$
- SYMMETRICAL OUTPUT IMPEDANCE
 $|I_{OH}| = |I_{OL}|$
- COMPATIBLE WITH TTL OUTPUTS
 $V_{IH} = 2 \text{ V (MIN.)}$ $V_{IL} = 0.8 \text{ V (MAX.)}$
- PIN AND FUNCTION COMPATIBLE WITH 54/74LS138

DESCRIPTION

The M54/74HC138 is a high speed CMOS 3 TO 8 LINE DECODER fabricated in silicon gate C²MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. If the device is enabled, 3 binary select inputs (A, B and C) determine which one of the outputs will go low. If enable input G1 is held low or either $\overline{G2A}$ or $\overline{G2B}$ is held high, the decoding function is inhibited and all the 8 outputs go high. Three enable inputs are provided to ease cascade connection and application of address decoders for memory systems. All inputs are equipped with protection circuits against static discharge and transient excess voltage. This integrated circuit has input and output characteristics that are fully compatible with 54/74 LSTTL logic families. M54/74HCT devices are designed to directly interface HSC²MOS systems with TTL and NMOS components. They are also plug in replacements for LSTTL devices giving a reduction of power consumption.

INPUT AND OUTPUT EQUIVALENT CIRCUIT



M54/M74HCT138

TRUTH TABLE


INPUTS						OUTPUTS							
ENABLE			SELECT			$\overline{Y0}$	$\overline{Y1}$	$\overline{Y2}$	$\overline{Y3}$	$\overline{Y4}$	$\overline{Y5}$	$\overline{Y6}$	$\overline{Y7}$
$\overline{G2B}$	$\overline{G2A}$	G1	C	B	A								
X	X	L	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
H	X	X	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	L	L	H	H	L	H	H	H	H	H	H
L	L	H	L	H	L	H	H	L	H	H	H	H	H
L	L	H	L	H	H	H	H	H	L	H	H	H	H
L	L	H	H	L	L	H	H	H	H	L	H	H	H
L	L	H	H	L	H	H	H	H	H	H	L	H	H
L	L	H	H	H	L	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	L

X: Don't Care


PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
1, 2, 3	A, B, C	Address Inputs
4, 5	$\overline{G2A}, \overline{G2B}$	Enable Inputs
6	G1	Enable Input
15, 14, 13, 12, 11, 10, 9, 7	$\overline{Y0}$ to $\overline{Y7}$	Outputs
8	GND	Ground (0V)
16	Vcc	Positive Supply Voltage

IEC LOGIC SYMBOL



LOGIC DIAGRAM






DUAL 2 TO 4 DECODER/DEMULTIPLEXER


- HIGH SPEED
 $t_{PD} = 17 \text{ ns (TYP.) AT } V_{CC} = 5 \text{ V}$
- LOW POWER DISSIPATION
 $I_{CC} = 4 \mu\text{A (MAX.) AT } T_A = 25 \text{ }^\circ\text{C}$
- COMPATIBLE WITH TTL OUTPUTS
 $V_{IH} = 2 \text{ V (MIN.) } V_{IL} = 0.8 \text{ V (MAX.)}$
- OUTPUT DRIVE CAPABILITY
10 LSTTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE
 $|I_{OH}| = I_{OL} = 4 \text{ mA (MIN.)}$
- BALANCED PROPAGATION DELAYS
 $t_{PLH} = t_{PHL}$
- PIN AND FUNCTION COMPATIBLE WITH 54/74LS139

DESCRIPTION


The M54/74HCT139 is a high speed CMOS DUAL TWO LINE TO FOUR LINE DECODER/DEMULTIPLEXER fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. The active low enable input can be used for gating or as a data input for demultiplexing applications. While the enable input is held high, all four outputs are high independently of the other inputs. All inputs are equipped with protection circuits against static discharge and transient excess voltage. This integrated circuit has input and output characteristics that are fully compatible with 54/74 LSTTL logic families. M54/74HCT devices are designed to directly interface HSC²MOS systems with TTL and NMOS components. They are also plug in replacements for



INPUT AND OUTPUT EQUIVALENT CIRCUIT



PIN CONNECTIONS (top view)



NC =
No Internal
Connectbn

M54/M74HCT139


TRUTH TABLE

INPUTS			OUTPUTS				SELECTED OUTPUT
ENABLE	SELECT		\bar{Y}_0	\bar{Y}_1	\bar{Y}_2	\bar{Y}_3	
G	B	A					
H	X	X	H	H	H	H	NONE
L	L	L	L	H	H	H	\bar{Y}_0
L	L	H	H	L	H	H	\bar{Y}_1
L	H	L	H	H	L	H	\bar{Y}_2
L	H	H	H	H	H	L	\bar{Y}_3


PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
1, 15	1G, 2G	Enable Inputs
2, 3	1A, 1B	Address Inputs
4, 5, 6, 7	1 \bar{Y}_0 to 1 \bar{Y}_3	Outputs
12, 11, 10, 9	2 \bar{Y}_0 to 2 \bar{Y}_3	Outputs
14, 13	2A, 2B	Address Inputs
8	GND	Ground (0V)
16	V _{CC}	Positive Supply Voltage

IEC LOGIC SYMBOLS



SCHEMATIC CIRCUIT



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to +7	V
V _I	DC Input Voltage	-0.5 to V _{CC} + 0.5	V
V _O	DC Output Voltage	-0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current	± 20	mA
I _{OK}	DC Output Diode Current	± 20	mA
I _O	DC Output Source Sink Current Per Output Pin	± 25	mA
I _{CC} or I _{OND}	DC V _{CC} or Ground Current	± 50	mA
P _D	Power Dissipation	500 (*)	mW
T _{stg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.
 (*) 500 mW = 65 °C decrease to 300 mW by 10mW/°C: 65 °C to 85 °C

PIA 6821 : Description des registres internes.

INTERNAL CONTROLS

There are six locations within the PIA accessible to the MPU data bus: two Peripheral Registers, two Data Direction Registers, and two Control Registers. Selection of these locations is controlled by the Register Select bits together with bit 2 in the Control Register, as shown in Table 1.

TABLE 1 - INTERNAL ADDRESSING

RS1	RS0	Control Register Bit		Location Selected
		CRA 2	CRB 2	
0	0	1	X	Peripheral Register A
0	0	0	X	Data Direction Register A
0	1	X	X	Control Register A
1	0	X	1	Peripheral Register B
1	0	X	0	Data Direction Register B
1	1	X	X	Control Register B

X - Don't Care

INITIALIZATION

A low reset line has the effect of zeroing all PIA registers. This will set PA0-PA7, PB0-PB7, CRA2 and CRB2 as inputs, and all interrupts disabled. The PIA must be reprogrammed during the restart program which follows the reset.

Details of possible configurations of the Data Direction and Control Register are as follows:

DATA DIRECTION REGISTERS (DDRA and DDRB)

The two Data Direction Registers allow the MPU to control the direction of data through each corresponding peripheral data line. A Data Direction Register bit set to "0" configures the corresponding peripheral data line as an input; a "1" results in an output.

CONTROL REGISTERS (CRA and CRB)

The two Control Registers (CRA and CRB) allow the MPU to control the operations of the four peripheral control lines (CA0-CA3 and CB0-CB3). In addition they allow the MPU to enable the interrupt lines and monitor the status of the interrupt flags. Bits 0 through 5 of the two registers may be written or read by the MPU when the proper chip select and register select signals are applied. Bits 6 and 7 of the two registers are read only and are modified by internal interrupts occurring on control lines CA0-CA3 and CB0-CB3. The format of the interrupt request signals is given in Table 2.

TABLE 2 - INTERRUPT REQUEST SIGNAL FORMAT

	7	6	5	4	3	2	1	0
CRA (CRB)	IRCA (IRCB)	CA0 (CB0)	CA1 (CB1)	CA2 (CB2)	CA3 (CB3)	Data A (Data B)	CA (CB)	Control
CRB (CRA)	IRCB (IRCA)	CB0 (CA0)	CB1 (CA1)	CB2 (CA2)	CB3 (CA3)	Data B (Data A)	CB (CA)	Control

Data direction control is provided by bits 0 and CRB 0) - Bit 2 of each Data Direction Register (DDRA and DDRB) allows selection of either a Peripheral Interrupt Register or the Data Direction Register when the proper register select signals are applied to RD0 and RS1.

Bits 0 through 5 of CRA 2, CRB 0, and CRB 2) - peripheral interrupt flags are set by active transitions of signals on the four Peripheral and Peripheral Control lines when these lines are programmed to be inputs. These bits may be read from the MPU Data bus and are cleared by the Read Peripheral Data Operation on peripheral control lines.

TABLE 3 - CONTROL OF INTERRUPT REQUESTS AND CAI

CRA-1 (CRB-1)	CRA-0 (CRB-0)	Interrupt Input CA1 (CB1)	Interrupt Flag CRA 7 (CRB 7)	MPU Interrupt Request IRCA (IRCB)
0	0	↑ Active	Set high on 1 of CA1 (CB1)	Disabled - IRCA remains high
0	1	↓ Active	Set high on 1 of CA1 (CB1)	Goes low when the interrupt flag bit CRA 7 (CRB 7) goes high
1	0	↑ Active	Set high on 1 of CA1 (CB1)	Disabled - IRCA remains high
1	1	↓ Active	Set high on 1 of CA1 (CB1)	Goes low when the interrupt flag bit CRA 7 (CRB 7) goes high





- Notes:
- ↑ indicates positive transition (low to high)
 - ↓ indicates negative transition (high to low)
 - The Interrupt flag bit CRA-7 is cleared by an MPU Read of the A Data Register and CRB 7 is cleared by an MPU Read of the B Data Register.
 - If CRA-0 (CRB-0) is low when an interrupt occurs (internal) and is later brought high, IRCA (IRCB) occurs at the CRA-6 (CRB-6) set high position.



MOTOROLA Semiconductor Products Inc.

Relais bistables - type G6AK

Omron



- Modèles bistables, polarisés, à 2 bobines.
- Haute sensibilité, commande possible en circuits numériques.
- Dimensions très réduites.
- Importante rigidité diélectrique (conforme à FCC §68) pour utilisation dans les équipements de télécommunications.
- Possibilité de montage côte à côte.
- Prévu pour le nettoyage aux ultrasons, et faible f.e.m.

Spécifications techniques

Bobine - puissance consommée env. 200 mW (sauf 24 V: 180 mW)

Contact

- charge nom. 125 V c.a./0,3 A, 30 V c.c./1 A (résistive)

- courant de passage 2 A

- courant max. 3 A

- tension de fonctionnement 250 V c.a., 220 V c.c.

- pouvoir de coupure:

125 VA/60 W (charge résistive)

62,5 VA/30 W (charge inductive)

- charge min. 10 m V c.c./0,01 mA

Résistance de contact 50 mΩ max.

Durée de vie mécanique 100×10^6 manoeuvres min.



Format DIL 16 broches

Dimensions (mm):

20,2 max. x 10,1 max. x h 8,4 (y compris pieds de lavage 0,64 mm)

Température d'utilisation: -40°C à +70°C

Homologations UL et CSA



réf. Omron	code commande	tension bobine	I nom. (mA)	résistance bobine (Ω)
G6AK-234P-ST-5DC	369-595	5 V c.c.	36	139
G6AK-234P-ST-12DC	369-602	12 V c.c.	15	800
G6AK-234P-ST-24DC	369-618	24 V c.c.	7,5	3200