

## DUAL MONOSTABLE MULTIVIBRATOR

- HIGH SPEED  
 $t_{PD} = 25 \text{ ns (TYP) at } V_{CC} = 5V$
- LOW POWER DISSIPATION  
 STANDBY STATE  $I_{CC} = 4 \mu\text{A (MAX.) AT } T_A = 25^\circ\text{C}$   
 ACTIVE STATE  $I_{CC} = 700 \mu\text{A (MAX.) AT } V_{CC} = 5V$
- HIGH NOISE IMMUNITY  
 $V_{NIH} = V_{NIL} = 28 \% V_{CC} \text{ (MIN.)}$
- OUTPUT DRIVE CAPABILITY  
 10 LSTTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE  
 $I_{OH} = I_{OL} = 4 \text{ mA (MIN.)}$
- BALANCED PROPAGATION DELAYS  
 $t_{PLH} = t_{PHL}$
- WIDE OPERATING VOLTAGE RANGE  
 $V_{CC} \text{ (OPR)} = 2 \text{ V TO } 6 \text{ V}$
- WIDE OUTPUT PULSE WIDTH RANGE  
 $t_{WOUT} = 150 \text{ ns} - 60 \text{ s OVER AT } V_{CC} = 4.5 \text{ V}$
- PIN AND FUNCTION COMPATIBLE WITH  
 54/74LS221

### DESCRIPTION

The M54/74HC221/221A are high speed CMOS MONOSTABLE multivibrators fabricated with silicon gate C<sup>2</sup>MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. There are two trigger inputs,  $\bar{A}$  INPUT (negative edge) and B INPUT (positive edge). Triggering on the B input occurs at a particular voltage threshold and is not related to the rise and fall time of the applied pulse.

The device may also be triggered by using the CLR input (positive-edge) because of the Schmitt-trigger input; after triggering the output maintains the MONOSTABLE state for the time period determined by the external resistor  $R_x$  and capacitor  $C_x$ . Taking CLR low breaks this MONOSTABLE STATE. If the next trigger pulse occurs during the MONOSTABLE period it makes the MONOSTABLE period longer. Limit for values of  $C_x$  and  $R_x$ :

$C_x$ : NO LIMIT

$R_x$ :  $V_{CC} < 3.0 \text{ V}$  5 K  $\Omega$  to 1 M  $\Omega$



$V_{CC} \geq 3.0 \text{ V}$  1 K  $\Omega$  to 1 M  $\Omega$

Two different pulse width constants are available:

$K \approx 0.7$  for HC221


$K \approx 1$  for HC221A

All inputs are equipped with protection circuits against static discharge and transient excess voltage.




M54/M74HC221/221A


SYSTEM DIAGRAM



TIMING CHART



## BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTION

## STAND-BY STATE

The external capacitor, C<sub>x</sub>, is fully charged to V<sub>CC</sub> in the stand-by state. Hence, before triggering, transistor Q<sub>p</sub> and Q<sub>n</sub> (connected to the R<sub>x</sub>/C<sub>x</sub> node) are both turned-off. The two comparators that control the timing and the two reference voltage sources stop operating. The total supply current is therefore only leakage current.

## TRIGGER OPERATION

Triggering occurs when :

- 1<sup>st</sup>) A is "low" and B has a falling edge ;
- 2<sup>nd</sup>) B is "high" and A has a rising edge ;
- 3<sup>rd</sup>) A is low and B is high and C1 has a rising edge.

After the multivibrator has been retriggered comparator C1 and C2 start operating and Q<sub>n</sub> is turned on. C<sub>x</sub> then discharges through Q<sub>n</sub>. The voltage at the node R/C external falls.

When it reaches V<sub>REFL</sub> the output of comparator C1 becomes low. This in turn resets the flip-flop and Q<sub>n</sub> is turned off.

At this point C1 stops functioning but C2 continues to operate.

The voltage at R/C external begins to rise with a time constant set by the external components R<sub>x</sub>, C<sub>x</sub>.

Triggering the multivibrator causes Q to go high after internal delay due to the flip-flop and the gate. Q remains high until the voltage at R/C external rises again to V<sub>REFH</sub>. At this point C2 output goes low and Q goes low. C2 stop operating. That means that after triggering when the voltage R/C external returns to V<sub>REFH</sub> the multivibrator has returned to its MONOSTABLE STATE. In the case where R<sub>x</sub> · C<sub>x</sub> are large enough and the discharge time of the capacitor and the delay time in the I.C. can be ignored, the width of the output pulse t<sub>w</sub>(out) is as follows :

$$t_{w(OUT)} = 0.70 Cx \cdot Rx \text{ (HC221)}$$

$$t_{w(OUT)} = Cx \cdot Rx \text{ (HC221A)}$$

## RESET OPERATION

CL is normally high. If CL is low, the trigger is not effective because Q output goes low and trigger control flip-flop is reset.

Also transistor O<sub>p</sub> is turned on and C<sub>x</sub> is charged quickly to V<sub>CC</sub>. This means if CL input goes low, the IC becomes waiting state both in operating and non operating state.


# M54/M74HC221/221A

## TRUTH TABLE

INPUTS			OUTPUTS		NOTE
$\bar{A}$	B	$\overline{\text{CLR}}$	Q	$\bar{Q}$	
	H	H			OUTPUT ENABLE
X	L	H	L (*)	H (*)	INHIBIT
H	X	H	L (*)	H (*)	INHIBIT
L		H			OUTPUT ENABLE
L	H				OUTPUT ENABLE
X	X	L	L	H	INHIBIT

X: Don't Care (\*) Except for monostable period


## INPUT AND OUTPUT EQUIVALENT CIRCUIT



## PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
1, 9	1A, 2A	Trigger Inputs (Negative Edge Triggered)
2, 10	1B, 2B	Trigger Inputs (Positive Edge Triggered)
3, 11	1CLR, 2CLR	Direct Reset LOW and Trigger Action at Positive Edge
4, 12	1Q, 2Q	Outputs (Active LOW)
7	2REXT/CEXT	External Resistor Capacitor Connection
13, 5	1Q, 2Q	Outputs (Active HIGH)
14, 6	1CEXT, 2CEXT	External Capacitor Connection
15	1REXT/CEXT	External Resistor Capacitor Connection
8	GND	Ground (0V)
16	Vcc	Positive Supply Voltage

## IEC LOGIC SYMBOL




**RIPPLE-CARRY BINARY COUNTER/DIVIDERS**

**4020B - 14 STAGE**

**4024B - 7 STAGE**

**4040B - 12 STAGE**

- MEDIUM-SPEED OPERATION
- FULLY STATIC OPERATION
- COMMON RESET
- BUFFERED INPUTS AND OUTPUTS
- QUIESCENT CURRENT SPECIFIED TO 20V FOR HCC DEVICE
- STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS
- 5V, 10V, AND 15V PARAMETRIC RATINGS
- INPUT CURRENT OF 100nA AT 18V AND 25°C FOR HCC DEVICE
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC TENTATIVE STANDARD No. 13A, "STANDARD SPECIFICATIONS FOR DESCRIPTION OF "B" SERIES CMOS DEVICES"




**DESCRIPTION**

The **HCC4XXXB** (extended temperature range) and **HCF4XXXB** (intermediate temperature range) are monolithic integrated circuits, available in 14-lead dual in-line for **4024B** and 16-lead dual in-line for **4020B**, **4040B** plastic or ceramic package and plastic micropackage.


The **HCC/HCF4020B**, **4024B**, and **4040B** are ripple-carry binary counters. All counter stages are master-slave flip-flops. The state of a counter advances one count on the negative transition of each input pulse; a high level on the **RESET** line resets the counter to its all zeros stage. Schmitt trigger action on the input-pulse line permits unlimited clock rise and fall times. All inputs and outputs are buffered.

**PIN CONNECTIONS**



# HCC/HFC4020B/24B/40B

## FUNCTIONAL DIAGRAMS



## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{DD}^*$	Supply Voltage : HCC Types	- 0.5 to + 20	V
	HCF Types	- 0.5 to + 18	V
$V_I$	Input Voltage	- 0.5 to $V_{DD} + 0.5$	V
$I_I$	DC Input Current (any one input)	$\pm 10$	mA
$P_{tot}$	Total Power Dissipation (per package)	200	mW
	Dissipation per Output Transistor for $T_{op} =$ Full Package-temperature Range	100	mW
$T_{op}$	Operating Temperature : HCC Types	- 55 to + 125	$^{\circ}C$
	HCF Types	- 40 to + 85	$^{\circ}C$
$T_{stg}$	Storage Temperature	- 65 to + 150	$^{\circ}C$

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for external periods may affect device reliability.

\* All voltage values are referred to  $V_{SS}$  pin voltage.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
$V_{DD}$	Supply Voltage : HCC Types	3 to 18	V
	HCF Types	3 to 15	V
$V_I$	Input Voltage	0 to $V_{DD}$	V
$T_{op}$	Operating Temperature : HCC Types	- 55 to + 125	$^{\circ}C$
	HCF Types	- 40 to + 85	$^{\circ}C$

## CD4017BM/CD4017BC Decade Counter/Divider with 10 Decoded Outputs

## CD4022BM/CD4022BC Divide-by-8 Counter/Divider with 8 Decoded Outputs

### General Description

The CD4017BM/CD4017BC is a 5-stage divide-by-10 Johnson counter with 10 decoded outputs and a carry out bit.

The CD4022BM/CD4022BC is a 4-stage divide-by-8 Johnson counter with 8 decoded outputs and a carry-out bit.

These counters are cleared to their zero count by a logical "1" on their reset line. These counters are advanced on the positive edge of the clock signal when the clock enable signal is in the logical "0" state.

The configuration of the CD4017BM/CD4017BC and CD4022BM/CD4022BC permits medium speed operation and assures a hazard free counting sequence. The 10/8 decoded outputs are normally in the logical "0" state and go to the logical "1" state only at their respective time slot. Each decoded output remains high for 1 full clock cycle. The carry-out signal completes a full cycle for every 10/8 clock input cycles and is used as a ripple carry signal to any succeeding stages.

### Features


- Wide supply voltage range
- High noise immunity
- Low power
- TTL compatibility
- Medium speed operation
- Low power
- Fully static operation

3.0V to 15V  
0.45 V<sub>DD</sub> (typ.)  
Fan out of 2 driving 74L  
or 1 driving 74LS  
5.0 MHz (typ.)  
with 10V V<sub>DD</sub>  
10 μW (typ.)

### Applications

- Automotive
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering

### Connection Diagrams



CD4017BM/CD4017BC Decade Counter/Divider with 10 Decoded Outputs  
CD4022BM/CD4022BC Divide-by-8 Counter/Divider with 8 Decoded Outputs


### AC Electrical Characteristics\*

T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200k, t<sub>rCL</sub> and t<sub>fCL</sub> = 20 ns, unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>RESET OPERATION</b>						
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Time Carry Out Line	V <sub>DD</sub> = 5V		415	800	ns
		V <sub>DD</sub> = 10V		160	320	ns
		V <sub>DD</sub> = 15V		130	250	ns
	Carry Out Line	V <sub>DD</sub> = 5V	C <sub>L</sub> = 15 pF	240	480	ns
		V <sub>DD</sub> = 10V		85	170	ns
		V <sub>DD</sub> = 15V		70	140	ns
	Decode Out Lines	V <sub>DD</sub> = 5V		500	1000	ns
		V <sub>DD</sub> = 10V		200	400	ns
		V <sub>DD</sub> = 15V		160	320	ns
t <sub>w</sub>	Minimum Reset Pulse Width	V <sub>DD</sub> = 5V		200	400	ns
		V <sub>DD</sub> = 10V		70	140	ns
		V <sub>DD</sub> = 15V		55	110	ns
t <sub>REM</sub>	Minimum Reset Removal Time	V <sub>DD</sub> = 5V		75	150	ns
		V <sub>DD</sub> = 10V		30	60	ns
		V <sub>DD</sub> = 15V		25	50	ns

\*AC Parameters are guaranteed by DC correlated testing.

### Timing Diagrams



TL/F/5950-3