



Centrale aérodynamique - Schéma de principe




Détection sol-vol - Schéma de principe



E7017247-8

BACALAUREAT PROFESSIONNEL AERONAUTIQUE
 Option Avionique
Epreuve E1A : Etude d'un système d'un aéronef
DUREE : 4 heures **COEFFICIENT : 2**
DOSSIER TECHNIQUE **Page DT 17 / 29**




SCHEMATIC SHEET NO. 3 FOR
7010744-864, -924, AND -964

ARINC/ASCB Circuit Card Assembly - A3
Figure 111 (Sheet 3)

E7017227-901-5-A

EACALAUREAT PROFESSIONNEL AERONAUTIQUE
Option Avionique
Epreuve E1A : Etude d'un système d'un aéronef
DUREE : 4 heures COEFFICIENT : 2
DOSSIER TECHNIQUE Page DT 18 / 29



SCHMATIC DIAGRAM SHEET NO. 2

ARINC 429/ASCB Circuit Card Assembly - A3
(Sheet 2)

E7017228-4-E

BACALAUREAT PROFESSIONNEL AERONAUTIQUE
Option Avionique
Epreuve E1A : Etude d'un système d'un aéronef
DUREE : 4 heures
DOSSIER TECHNIQUE
Page DT 19 / 29

TYPES SN5408, SN54LS08, SN54S08, SN7408, SN74LS08, SN74S08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

REVISED DECEMBER 1983

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain four independent 2-input AND gates.

The SN5408, SN54LS08, and SN54S08 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN7408, SN74LS08 and SN74S08 are characterized for operation from 0°C to 70°C .

FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L

logic diagram (each gate)




positive logic

$$Y = A \cdot B \text{ or } Y = \overline{\overline{A} + \overline{B}}$$


SN5408, SN54LS08, SN54S08 ... J OR W PACKAGE
SN7408 ... J OR N PACKAGE
SN74LS08, SN74S08 ... D, J OR N PACKAGE

(TOP VIEW)



SN54LS08, SN54S08 ... FK PACKAGE
SN74LS08, SN74S08

(TOP VIEW)



NC - No internal connection


TYPES SN5486, SN54LS86A, SN54S86, SN7486, SN74LS86A, SN74S86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

DECEMBER 1972 - REVISED DECEMBER 1983


schematics of inputs and outputs

SN5486, SN54LS86A, SN54S86 ... J OR W PACKAGE
SN7486 ... J OR N PACKAGE
SN74LS86A, SN74S86 ... D, J OR N PACKAGE

(TOP VIEW)




logic symbol



Pin numbers shown are for J and N packages.

SN54LS86A, SN54S86 ... FK PACKAGE
SN74LS86A, SN74S86

(TOP VIEW)



NC - No internal connection

FUNCTION TABLES

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

TYPE

'86

'LS86A

'S86

H = high level, L = low level

TYPICAL AVERAGE
PROPAGATION
DELAY TIME

14 ns

10 ns

7 ns

TYPICAL
TOTAL POWER
DISSIPATION

150 mW

30.5 mW

250 mW

BACALAUREAT PROFESSIONNEL AERONAUTIQUE

Option Avionique

Épreuve E1A : Étude d'un système d'un aéronef

DURÉE : 4 heures

COEFFICIENT : 2

DOSSIER TECHNIQUE

Page DT 21 / 29

TYPES SN5404, SN54LS04, SN54S04 SN7404, SN74LS04, SN74S04 HEX INVERTERS

REVISED DECEMBER 1983

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain six independent inverters.

The SN5404, SN54LS04 and SN54S04 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN7404, SN74LS04 and SN74S04 are characterized for operation from 0°C to 70°C .

FUNCTION TABLE (each inverter)

INPUTS A	OUTPUT Y
H	L
L	H


logic diagram (each inverter)




positive logic

$$Y = \bar{A}$$


SN5404 ... J PACKAGE
SN54LS04, SN54S04 ... J OR PACKAGE
SN7404 ... J OR N PACKAGE
SN74LS04, SN74S04 ... D, J OR N PACKAGE
(TOP VIEW)



SN5404 ... W PACKAGE
(TOP VIEW)



SN54LS04, SN54S04 ... FK PACKAGE
SN74LS04, SN74S04
(TOP VIEW)



NC - No internal connection

TYPES SN54164, SN74LS164, SN74164, SN74LS164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

MARCH 1974—REVISED DECEMBER 1983

- Gated Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Asynchronous Clear


TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
'164	36 MHz	21 mW per bit
'LS164	36 MHz	10 mW per bit

description


These 8-bit shift registers feature gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup-time requirements will be entered. Clocking occurs on the low-to-high-level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.

The SN54164 and SN54LS164 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74164 and SN74LS164 are characterized for operation from 0°C to 70°C.

SN54164, SN54LS164 ... J OR W PACKAGE
SN74164 ... J OR N PACKAGE
SN74LS164 ... D, J OR N PACKAGE
(TOP VIEW)



SN54LS164 ... FK PACKAGE
SN74LS164
(TOP VIEW)



NC — No internal connection

FUNCTION TABLE

INPUTS				OUTPUTS			
CLEAR	CLOCK	A	B	QA	QB	...	QH
L	X	X	X	L	L	...	L
H	L	X	X	QA0	QB0	...	QH0
H	↑	H	H	H	QA _n	...	QG _n
H	↑	L	X	L	QA _n	...	QG _n
H	↑	X	L	L	QA _n	...	QG _n

H = high level (steady state), L = low level (steady state)



X = irrelevant (any input, including transitions)

↑ = transition from low to high level.

QA₀, QB₀, QH₀ = the level of QA, QB, or QH, respectively, before the indicated steady-state input conditions were established.

QA_n, QG_n = the level of QA or QG before the most-recent ↑ transition of the clock; indicates a one-bit shift.

schematics of inputs and outputs



BACALAUREAT PROFESSIONNEL AERONAUTIQUE

Option Avionique

Epreuve E1A : Etude d'un système d'un aéronef

DUREE : 4 heures

COEFFICIENT : 2


DOSSIER TECHNIQUE

Page DT 24 / 29


TYPES SN54164, SN54LS164, SN74164, SN74LS164

8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER

typical clear, shift, and clear sequences



logic symbol



**MOS
LSI**

**TMS2716
2048-WORD BY 8-BIT ERASABLE
PROGRAMMABLE READ-ONLY MEMORIES**

DECEMBER 1979 - REVISED OCTOBER 1983

- 2048 X 8 Organization
- All Inputs and Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Performance Ranges:

	ACCESS TIME (MAX)	CYCLE TIME (MIN)
TMS2716-30	300 ns	300 ns
TMS2716-45	450 ns	450 ns

- 3-State Outputs for OR-Ties
- N-Channel Silicon-Gate Technology
- 8-Bit Output for Use in Microprocessor-Based Systems
- Low Power . . . 315 mW (Typical)

description

The TMS2716 is an ultra-violet light-erasable, electrically programmable read-only memory. It has 16,384 bits organized as 2048 words of 8-bit length. The device is fabricated using N-channel silicon-gate technology for high-speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 circuits without the use of external pull-up resistors and each output can drive one Series 74 or 74LS TTL circuit without external resistors. The TMS2716 guarantees 250 mV dc noise immunity in the low state. Data outputs are three-state for OR-tying multiple devices on a common bus. The TMS2716 is plug-in compatible with the TMS2708 and the TMS27L08. Pin compatible mask programmed ROMs are available for large volume requirements.

This EPROM is designed for high-density fixed-memory applications where fast turn arounds and/or program changes are required. It is supplied in a 24-pin dual-in-line cerpak (JL suffix) package designed for insertion in mounting-hole rows on 600-mil (15,2 mm) centers. It is designed for operation from 0°C to 70°C.

operation (read mode)

address (A0-A10)

The address-valid interval determines the device cycle time. The 11-bit positive-logic address is decoded on-chip to select one of 2048 words of 8-bit length in the memory array. A0 is the least-significant bit and A10 most-significant bit of the word address.

chip select, program (\bar{S} (PGM))

When the chip select is low, all eight outputs are enabled and the eight-bit addressed word can be read. When the chip select is high, all eight outputs are in a high-impedance state.



program

In the program mode, the chip select feature does not function as pin 18 inputs only the program pulse. The program mode is selected by the VCC(PE) pin. Either 0 V or +12 V on this pin will cause the TMS2716 to assume program cycle.

data out (Q1-Q8)

The chip must be selected before the eight-bit output word can be read. Data will remain valid until the address is changed or the chip is deselected. When deselected, the three-state outputs are in a high-impedance state. The outputs will drive TTL circuits without external components.

**TMS2716 . . . JL PACKAGE
(TOP VIEW)**




PIN NOMENCLATURE

A0-A10	Addresses
Q1-Q8	Data Out
\bar{S} (PGM)	Chip Select (Program)
VBB	-5-V Supply
VCC(PE)	+5-V Supply (Program Enable)
VDD	+12-V Supply
VSS	0 V Ground


BACALAUREAT PROFESSIONNEL AERONAUTIQUE
Option Avionique
Epreuve E1A : Etude d'un système d'un aéronef
DUREE : 4 heures
DOSSIER TECHNIQUE
COEFFICIENT : 2
Page DT 26 / 29

**TYPES SN54153, SN54LS153, SN54S153
 SN74153, SN74LS153, SN74S153
 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS**

logic symbol



logic diagram



Pin numbers shown on logic notation are for D, J or N packages.

GLOSSAIRE

ARTHUR	:	ART iculation Hy draulique à Unité Réglable : Systèmes de limitation des commandes gauchissement et profondeur
Contacteur de Vi	:	Manocontact
Alt	:	Altitude
Δp	:	Variation de pression
TAT	:	Total Air Temperature
TAS	:	True Air Speed
SAT	:	Static Air Temperature
IAS	:	Indicated Air Speed
INS	:	Inertial Navigation System
EFIS	:	Electronic Flight Instrument System
PH	:	Plan Horizontal
VMO	:	Vitesse Maxi Opérationnelle
MMO	:	Mach Maxi Opérationnel

FORMULAIRE

$$P_a = \frac{(\rho \times V^2)}{2} = \frac{1}{2} \rho \times V^2$$

$$P_a = P_T - P_S$$