


# CORRIGÉ

**Ces éléments de correction n'ont qu'une valeur indicative. Ils ne peuvent en aucun cas engager la responsabilité des autorités académiques, chaque jury est souverain.**



TITLE:	DATE:
BEP Méatiers de l'électronique	27/01/03
Voie Respiratoire	PAGE:
Sp: BG	REV: 1
	6/6

EP2 1/5

## Dual 4-bit binary ripple counter

## 74HC/HCT393

## FEATURES

- Two 4-bit binary counters with individual clocks
- Divide-by any binary module up to 28 in one package
- Two master resets to clear each 4-bit counter individually
- Output capability: standard
- I<sub>CC</sub> category: MSI

## GENERAL DESCRIPTION

The 74HC/HCT393 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT393 are 4-bit binary ripple counters with separate clocks (1 $\overline{CP}$  and 2 $\overline{CP}$ ) and master reset (1MR and 2MR) inputs to each counter. The operation of each half of the "393" is the same as the "93" except no external clock connections are required.

The counters are triggered by a HIGH-to-LOW transition of the clock inputs. The counter outputs are internally connected to provide clock inputs to succeeding stages. The outputs of the ripple counter do not change synchronously and should not be used for high-speed address decoding.

The master resets are active-HIGH asynchronous inputs to each 4-bit counter identified by the "1" and "2" in the pin description.

A HIGH level on the nMR input overrides the clock and sets the outputs LOW.

## QUICK REFERENCE DATA

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay n $\overline{CP}$ to nQ <sub>0</sub>	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V	12	20	ns
	nQ to nQ <sub>n+1</sub>		5	6	ns
	nMR to nQ <sub>n</sub>		11	15	ns
f <sub>max</sub>	maximum clock frequency		99	53	MHz
C <sub>I</sub>	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per counter	notes 1 and 2	23	25	pF

## Notes

1. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

$\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>  
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

## ORDERING INFORMATION

See "74HC/HCT/HCU/HCMOS Logic Package Information".

Dual 4-bit binary ripple counter

74HC/HCT393




Fig.4 Functional diagram.




Fig.5 State diagram.




Fig.6 Logic diagram (one counter).

COUNT SEQUENCE FOR 1 COUNTER

COUNT	OUTPUTS			
	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H
10	L	H	L	H
11	H	H	L	H
12	L	L	H	H
13	H	L	H	H
14	L	H	H	H
15	H	H	H	H

Notes

- 1. H = HIGH voltage level
- L = LOW voltage level

# CONTENTS




## DISPLAY COMMANDS

INSTRUCTION	CODE										DESCRIPTION
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
1:Clear Display	0	0	0	0	0	0	0	0	0	1	Clears entire display and sets DD RAM address 0 in address counter.
2:Return Home	0	0	0	0	0	0	0	0	0	1 *	Sets DD RAM address 0 in address counter . Also returns display from being shifted to original position . DD RAM contents remain unchanged .
3:Entry Mode Set	0	0	0	0	0	0	0	0	1	I/D S	I/D=1 : Increment I/D=0 : Decrement S=1 : Accompanies display shift
4:Display On/Off	0	0	0	0	0	0	1	D	C	B	I/D=1/0 : Display on/off I/D=0/1 : cursor on/off S=1 : Blink of cursor
5:Cursor /Display shift	0	0	0	0	0	1	S/C	R/L	*	*	S/C=1 : Display shift move S/C=0 : Cursor R/L=0 : Shift to left R/L=1 : Shift to right
6:Function Set	0	0	0	0	1	DL	N	F	*	*	DL=1 : 8 bits, DL=0 : 4 bits N=1 : 2 lines, N=0 : 1 line F=1 : 5*10 dots, F=0 : 5*8 dots
7: Set CG RAM Address	0	0	0	1	ACG					ACG : CG RAM address	
8: Set DD RAM address	0	0	1	ADD					ADD : DD RAM address corresponds to cursor address		
9:Read busy flag/address counter	0	1	BF	Ac					BF=1 : Busy, BF=0 : Not busy Ac : Address counter used for both of CG and DD RAM address		
10:Write data	1	0	WRITE DATA					Write data to CG or DD RAM			
11:Read data	1	1	READ DTAT					Read data from CG or DD RAM			

★ Execution Time (Et) of Instruction : ( Under condition of or fosc = 270 KHz )  
 1 & 2 : Et=1.52ms  
 3 ~ 11 : Et=37μs  
 ★ " \* " : Either 0 or 1

## CONNECTING BLOCK DIAGRAM




# CONTENTS



## INSTRUCTION BY INITIALIZING

If the power supply conditions for correctly operating the internal reset circuit are not met, initialization by instruction is required.

(1) When interface is 8 bits



When interface is 8-bit long.

BF can not be checked before this instruction.  
function set (interface is 8 bits long).


BF can be checked before this instruction.  
function set (interface is 8 bits long).

BF can be checked before this instruction.  
function set (interface is 8 bits long).

BF can not be checked after the following instructions.  
When BF is not checked, the waiting time between  
instructions is longer than the execution time.

Function set (interface is 8 bits long. Specify the  
number of display lines and character font). The  
number of display lines and character can not be changed  
after wards.  
Display OFF  
Display Clear  
Entry Mode Set

(1) When interface is 4 bits



When interface is 4-bit long.

BF can not be checked before this instruction.  
function set (interface is 4 bits long).

BF can not be checked before this instruction.  
function set (interface is 4 bits long).

BF can be checked before this instruction.  
function set (interface is 4 bits long).

BF can be checked after the following instructions.  
When BF is not checked, the waiting time between  
instructions is longer than the execution time.

Function set (interface is 4 bits long. Specify the  
number of display lines and character font). The  
number of display lines and character can not be changed  
after wards.  
Display OFF  
Display Clear  
Entry Mode Set