

B.T.S. ELECTRONIQUE

Session 2005

ETUDE D'UN SYSTEME TECHNIQUE

**SYSTEME DE SERRAGE AUTOMATISE
MOD 5200**

Dossier documentation constructeur

SOMMAIRE

MAX695.....	1 et 2
74HC393.....	3
74HC138, 74HC139 et 74HC154.....	4
27C2001.....	5
CXK581000ATM.....	6 et 7
74HC164.....	8 et 9
Jauge résistive.....	10 à 12
OP200GP.....	13
Calcul de la fonction de transfert d'un amplificateur différentiel.....	14
74HC147.....	15
AD7542.....	16 à 20
CD4066.....	21 et 22
MX7578.....	23
LM393.....	24
Aide à la construction diagramme d'états.....	25
MC6840.....	26
Valeurs normalisées série E24.....	27
PALCE16V8.....	28
PALCE20V8.....	29
PALCE22V10.....	30
CY7C372I.....	31
CY7C374I.....	32

19-0218; Rev 3; 6/01

MAXIM Microprocessor Supervisory Circuits

MAX690/91/92/93/94/95

General Description

The MAX690 Family of supervisory circuits reduce the complexity and number of components required for power supply monitoring and battery control functions in microprocessor systems. These include μ P reset and backup-battery switchover, watchdog timer, CMOS RAM write protection, and power-failure warning. The MAX690 Family significantly improves system reliability and accuracy compared to that obtainable with separate ICs or discrete components.

The MAX690, MAX692 and MAX694 are supplied in 8-pin packages and provide four functions:

- 1) A Reset output during power-up, power-down and brownout conditions.
- 2) Battery backup switching for CMOS RAM, CMOS microprocessor or other low power logic.
- 3) A Reset pulse if the optional watchdog timer has not been toggled within a specified time.
- 4) A 1.3V threshold detector for power fail warning, low battery detection, or to monitor a power supply other than +5V.

The MAX691, MAX693 and MAX695 are supplied in 16-pin packages and perform all MAX690/692/694 functions, plus:

- 1) Write protection of CMOS RAM or EEPROM.
- 2) Adjustable reset and watchdog timeout periods.
- 3) Separate outputs for indicating a watchdog timeout, backup-battery switchover, and low V_{CC} .

Applications

- Computers
- Controllers
- Intelligent Instruments
- Automotive Systems
- Critical μ P Power Monitoring

Features

- ◆ Precision Voltage Monitor
4.65V in MAX690, MAX691, MAX694 and MAX695
4.40V in MAX692 and MAX693
- ◆ Power OK/Reset Time Delay - 50, 200ms, or adjustable
- ◆ Watchdog Timer - 100ms, 1.6 sec, or adjustable
- ◆ Minimum Component Count
- ◆ 1 μ A Standby Current
- ◆ Battery Backup Power Switching
- ◆ Onboard Gating of Chip Enable Signals
- ◆ Voltage Monitor for Power Fail or Low Battery Warning


Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX690CPA	0°C to +70°C	8 Lead Plastic DIP
MAX690C/D	0°C to +70°C	Dice*
MAX690EPA	-40°C to +85°C	8 Lead Plastic DIP
MAX690EJA	-40°C to +85°C	8 Lead CERDIP
MAX690MJA	-55°C to +125°C	8 Lead CERDIP
MAX691CPE	0°C to +70°C	16 Lead Plastic DIP
MAX691CWE	0°C to +70°C	16 Lead Wide SO
MAX691C/D	0°C to +70°C	Dice*
MAX691EPE	-40°C to +85°C	16 Lead Plastic DIP
MAX691EWE	-40°C to +85°C	16 Lead Wide SO
MAX691EJE	-40°C to +85°C	16 Lead CERDIP
MAX691MJE	-55°C to +125°C	16 Lead CERDIP


Ordering Information continued on last page.

*Contact factory for dice specifications.

Pin Configuration



Typical Operating Circuit



MAXIM

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

Microprocessor Supervisory Circuits

MAX690/91/92/93/94/95

Pin Description

NAME	PIN		FUNCTION
	MAX690/ 692/694	MAX691/ 693/695	
V _{CC}	2	3	The +5V input.
V _{BATT}	8	1	Backup battery input. Connect to Ground if a backup battery is not used.
V _{OUT}	1	2	The higher of V _{CC} or V _{BATT} is internally switched to V _{OUT} . Connect V _{OUT} to V _{CC} if V _{OUT} and V _{BATT} are not used. Connect a 0.1 μ F or larger bypass capacitor to V _{OUT} .
GND	3	4	0V Ground reference for all signals.
RESET	7	15	RESET goes low whenever V _{CC} falls below either the reset voltage threshold or the V _{BATT} input voltage. The reset threshold is typically 4.65V for the MAX690/691/694/695, and 4.4V for the MAX692 and MAX693. RESET remains low for 50ms after V _{CC} returns to 5V, (except 200ms in MAX694/695). RESET also goes low for 50ms if the Watchdog Timer is enabled but not serviced within its timeout period. The RESET pulse width can be adjusted as shown in Table 1.
WDI	6	11	The watchdog input, WDI, is a three level input. If WDI remains either high or low for longer than the watchdog timeout period, RESET pulses low and WDO goes low. The Watchdog Timer is disabled when WDI is left floating or is driven to mid-supply. The timer resets with each transition at the Watchdog Timer Input.
PFI	4	9	PFI is the non-inverting input to the Power Fail Comparator. When PFI is less than 1.3V, PFO goes low. Connect PFI to GND or V _{OUT} when not used. See Figure 1.
PFO	5	10	PFO is the output of the Power Fail Comparator. It goes low when PFI is less than 1.3V. The comparator is turned off and PFO goes low when V _{CC} is below V _{BATT} .
CE IN	—	13	The input to the CE gating circuit. Connect to GND or V _{OUT} if not used.
CE OUT	—	12	CE OUT goes low only when CE IN is low and V _{CC} is above the reset threshold (4.65V for MAX691 and MAX695, 4.4V for MAX693). See Figure 6.
BATT ON	—	5	BATT ON goes high when V _{OUT} is internally switched to the V _{BATT} input. It goes low when V _{OUT} is internally switched to V _{CC} . The output typically sinks 25mA and can directly drive the base of an external PNP transistor to increase the output current above the 50mA rating of V _{OUT} .
LOW LINE	—	6	LOW LINE goes low when V _{CC} falls below the reset threshold. It returns high as soon as V _{CC} rises above the reset threshold. See Figure 6, Reset Timing.
RESET	—	16	RESET is an active high output. It is the inverse of RESET.
OSC SEL	—	8	When OSC SEL is unconnected or driven high, the internal oscillator sets the reset time delay and watchdog timeout period. When OSC SEL is low, the external oscillator input, OSC IN, is enabled. OSC SEL has a 3 μ A internal pullup. See Table 1.
OSC IN	—	7	When OSC SEL is low, OSC IN can be driven by an external clock to adjust both the reset delay and the watchdog timeout period. The timing can also be adjusted by connecting an external capacitor to this pin. See Figure 8. When OSC SEL is high or floating, OSC IN selects between fast and slow Watchdog timeout periods.
WDO	—	14	The Watchdog Output, WDO, goes low if WDI remains either high or low for longer than the Watchdog timeout period. WDO is set high by the next transition at WDI. If WDI is unconnected or at mid-supply, WDO remains high. WDO also goes high when LOW LINE goes low.

FAIRCHILD
SEMICONDUCTOR™

September 1983
Revised February 1999

MM74HC393 Dual 4-Bit Binary Counter

General Description

The MM74HC393 counter circuits contain independent ripple carry counters and utilize advanced silicon-gate CMOS technology. The MM74HC393 contains two 4-bit ripple carry binary counters, which can be cascaded to create a single divide-by-256 counter.

Each of the two 4-bit counters is incremented on the HIGH-to-LOW transition (negative edge) of the clock input, and each has an independent clear input. When clear is set HIGH all four bits of each counter are set to a low level. This enables count truncation and allows the implementation of divide-by-N counter configurations.

Each of the counters outputs can drive 10 low power Schottky TTL equivalent loads. This counter is functionally

as well as pin equivalent to the 74LS393. All inputs are protected from damage due to static discharge by diodes to V_{CC} and ground.

Features

- Typical operating frequency: 50 MHz
- Typical propagation delay: 13 ns (Ck to Q_A)
- Wide operating supply voltage range: 2–6V
- Low input current: $<1 \mu A$
- Low quiescent supply current: 80 μA maximum (74HC Series)
- Fanout of 10 LS-TTL loads


Ordering Code:

Order Number	Package Number	Package Description
MM74HC393M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
MM74HC393SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC393MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC393N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

Pin Assignments for DIP, SOIC, SOP and TSSOP
OUTPUTS




74HC138




Inputs		Outputs										
Enable		Select			Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
G1	G2 (Note 1)	C	B	A								
X	H	X	X	X	H	H	H	F	F	F	H	H
L	X	X	X	X	H	H	H	F	F	F	H	H
H	L	L	L	L	L	H	H	H	F	F	H	F
H	L	L	L	H	H	L	H	F	F	F	H	F
H	L	L	H	L	H	H	L	F	F	F	H	F
H	L	L	H	H	H	H	L	F	F	F	H	F
H	L	H	L	L	H	H	H	F	F	L	H	F
H	L	H	L	H	H	H	H	F	F	L	H	F
H	L	H	H	L	H	H	H	F	F	L	H	F
H	L	H	H	H	H	H	H	F	F	L	H	F

74HC139



Inputs			Outputs			
Enable	Select		Y0	Y1	Y2	Y3
G	B	A				
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	L	H	H	L	H	H
L	H	L	H	H	L	H
L	H	H	H	H	H	L

74HC154



Inputs		Outputs				Low
G1	G2	D	C	B	A	Output (Note 1)
L	L	L	L	L	L	0
L	L	L	L	L	H	1
L	L	L	L	H	L	2
L	L	L	L	H	H	3
L	L	L	H	L	L	4
L	L	L	H	L	H	5
L	L	L	H	H	L	6
L	L	L	H	H	H	7
L	L	H	L	L	L	8
L	L	H	L	L	H	9
L	L	H	L	H	L	10
L	L	H	L	H	H	11
L	L	H	H	L	L	12
L	L	H	H	L	H	13
L	L	H	H	H	L	14
L	L	H	H	H	H	15
L	H	X	X	X	X	—
H	L	X	X	X	X	—
H	H	X	X	X	X	—

Note 1: All others HIGH

2 Megabit (256K x 8) UV EPROM and OTP ROM

- VERY FAST ACCESS TIME: 70ns
- COMPATIBLE with HIGH SPEED MICROPROCESSORS, ZERO WAIT STATE
- LOW POWER "CMOS" CONSUMPTION:
 - Active Current 30mA
 - Standby Current 100µA
- PROGRAMMING VOLTAGE: 12.75V
- ELECTRONIC SIGNATURE for AUTOMATED PROGRAMMING
- PROGRAMMING TIMES of AROUND 24sec. (PRESTO II ALGORITHM)

DESCRIPTION

The M27C2001 is a high speed 2 Megabit UV erasable and programmable memory (EPROM) ideally suited for microprocessor systems requiring large programs. It is organised as 262,144 by 8 bits.

The 32 pin Window Ceramic Frit-Seal Dual-in-Line and Leadless Chip Carrier packages have transparent lids which allow the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

For applications where the content is programmed only one time and erasure is not required, the M27C2001 is offered in both Plastic Leaded Chip Carrier and Plastic Thin Small Outline packages.

Table 1. Signal Names

A0 - A17	Address Inputs
Q0 - Q7	Data Outputs
\bar{E}	Chip Enable
\bar{G}	Output Enable
\bar{P}	Program
V _{PP}	Program Supply
V _{CC}	Supply Voltage
V _{SS}	Ground





Figure 1. Logic Diagram



SONY**CXK581000ATM/AYM/AM/AP-70LLX/10LLX****131,072-word × 8-bit High-Speed CMOS Static RAM****Description**

The CXK581000ATM/AYM/AM/AP are high speed CMOS static RAMs organized as 131,072-words-by-8-bits.

A polysilicon TFT cell technology realizes extremely low stand-by current and higher data retention stability.

Special features are low power consumption, high speed and a broad package line-up.

The CXK581000ATM/AYM/AM/AP are suitable RAMs for portable equipment with battery backup.

Features

- Extended operating temperature range: (-25°C to +85°C)
- Fast access time: -70LLX 70ns (max.)
-10LLX 100ns (max.)
- Low standby current: 40µA (max.)
- Low data retention current: 24µA (max.)
- Single +5V supply: +5V ± 10%
- Low voltage data retention: 2.0V (min.)
- Broad package line-up



ATM/AYM	8mm × 20mm 32 pin TSOP pkg.
AM	525mil 32 pin SOP package
AP	600mil 32 pin DIP package

Functions

131072 word × 8 bit static RAM

Structure

Silicon gate CMOS IC

**Block Diagram**

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

SONY

CXK581000ATM/AYM/AM/AP

• Read Cycle ($\overline{WE} = "H"$)

Item	Symbol	-70LLX		-10LLX		Unit
		Min.	Max.	Min.	Max.	
Read cycle time	tRC	70	—	100	—	ns
Address access time	tAA	—	70	—	100	
Chip enable access time ($\overline{CE1}$)	tCO1	—	70	—	100	
Chip enable access time ($\overline{CE2}$)	tCO2	—	70	—	100	
Output enable to output valid	tOE	—	40	—	50	
Output hold from address change	tOH	10	—	10	—	
Chip enable to output in low Z ($\overline{CE1}$, $\overline{CE2}$)	tLZ1,tLZ2	10	—	10	—	
Output enable to output in low Z (\overline{OE})	tOLZ	5	—	5	—	
Chip disable to output in high Z ($\overline{CE1}$, $\overline{CE2}$)	tHZ1*,tHZ2*	—	25	—	35	
Output disable to output in high Z (\overline{OE})	tOHZ*	—	25	—	35	

* tHZ1, tHZ2 and tOHZ are defined as the time required for outputs to turn to high impedance state and are not referred to as output voltage levels.

• Write Cycle

Item	Symbol	-70LLX		-10LLX		Unit
		Min.	Max.	Min.	Max.	
Write cycle time	tWC	70	—	100	—	ns
Address valid to end of write	tAW	60	—	70	—	
Chip enable to end of write	tCW	60	—	70	—	
Data to write time overlap	tDW	30	—	40	—	
Data hold from write time	tDH	0	—	0	—	
Write pulse width	tWP	50	—	70	—	
Address setup time	tAS	0	—	0	—	
Write recovery time (\overline{WE})	tWR	5	—	5	—	
Write recovery time ($\overline{CE1}$, $\overline{CE2}$)	tWR1	0	—	0	—	
Output active from end of write	tOW	10	—	10	—	
Write to output in high Z	tWHZ*	—	25	—	30	

* tWHZ is defined as the time required for outputs to turn to high impedance state and is not referred to as output voltage level.



September 1983
Revised July 2002

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

General Description

The MM74HC164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity and low consumption of standard CMOS integrated circuits. It also offers speeds comparable to low power Schottky devices.

This 8-bit shift register has gated serial inputs and CLEAR. Each register bit is a D-type master/slave flip-flop. Inputs A & B permit complete control over the incoming data. A LOW at either or both inputs inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A high level on one input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-bit register during the positive going transition of the clock pulse. Clear is independent of the clock and accomplished by a low level at the CLEAR input.

The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features


- Typical operating frequency: 50 MHz
- Typical propagation delay: 19 ns (clock to Q)
- Wide operating supply voltage range: 2V to 6V
- Low input current: 1 μ A maximum
- Low quiescent supply current: 80 μ A maximum (74HC Series)
- Fanout of 10 LS-TTL loads

Ordering Code:

Order Number	Package Number	Package Description
MM74HC164M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC164MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC164N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Truth Table


Inputs		Outputs					
Clear	Clock	A	B	Q_A	Q_B	...	Q_H
L	X	X	X	L	L		L
H	L	X	X	Q_{A0}	Q_{B0}		Q_{H0}
H	\uparrow	H	H	H	Q_{An}		Q_{Gn}
H	\uparrow	L	X	L	Q_{An}		Q_{Gn}
H	\uparrow	X	L	L	Q_{An}		Q_{Gn}

H = HIGH Level (steady state), L = LOW Level (steady state)
 X = Irrelevant (any input, including transitions)
 \uparrow = Transition from LOW-to-HIGH level.
 Q_{A0} , Q_{B0} , Q_{H0} = the level of Q_A , Q_B , or Q_H , respectively, before the indicated steady state input conditions were established.
 Q_{An} , Q_{Gn} = The level of Q_A or Q_G before the most recent \uparrow transition of the clock; indicated a one-bit shift.

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

MM74HC164

Logic Diagram




www.fairchildsemi.com

2

BESTELLCODE


CODIFICATION

CODING SYSTEM



RAPPORT DE GRILLE
GRID SIZE RATIO

2 code G




JAUGE SIMPLE
SINGLE GAGE

TAILLE	SIZE
015 030 045 060 090 100 125	
GEOMETRIE A SORTIES G C	E F

TYP DESIGNATION REFERENCE
TA XX 125 GAC 350 - 7

RAPPORT DE GRILLE
GRID SIZE RATIO

3 code H




JAUGE SIMPLE
SINGLE GAGE

TAILLE	SIZE
015 030 045 060 090 100 125	
GEOMETRIE A SORTIES E A	

TYP DESIGNATION REFERENCE
TA XX 125 HAA 350 - 7

RAPPORT DE GRILLE
GRID SIZE RATIO

4 code I



JAUGE SIMPLE
SINGLE GAGE

TAILLE	SIZE
015 030 045 060 090 100 125	
GEOMETRIE A SORTIES A	

TYP DESIGNATION REFERENCE
TA XX 125 IAA 350 - 7

RAPPORT DE GRILLE
GRID SIZE RATIO


JAUGES DOUBLES
DOUBLE GAGES

TAILLE	SIZE
015 030 045 060	
GEOMETRIE B SORTIES E A	

TYP DESIGNATION REFERENCE
TA XX 125 GBA 350 - 7

RAPPORT DE GRILLE
GRID SIZE RATIO

JAUGE MEMBRANE
DIAPHRAGM GAGES



TAILLE	SIZE
090 182 228 364 455 683 910	
GEOMETRIE D SORTIES U	

TYP DESIGNATION REFERENCE
TA XX 455 ODU 350 - 7

RAPPORT DE GRILLE
O code O

RAPPORT DE GRILLE
GRID SIZE RATIO

JAUGE SIMPLE 45°
SIMPLE GAGE 45°

TAILLE	SIZE
250 125 100 090 060	
GEOMETRIE F SORTIES O	


TYP DESIGNATION REFERENCE
TA XX 125 FFO 350 - 7

TAILLE	SIZE
250 125 100 090 060	
GEOMETRIE G SORTIES O	

TYP DESIGNATION REFERENCE
TA XX 125 FGO 350 - 7

RAPPORT DE GRILLE
GRID SIZE RATIO

JAUGES DOUBLES
DOUBLE GAGES



TAILLE	SIZE
060 090 100 125 187 250	
GEOMETRIE H SORTIES P Q S	

TYP DESIGNATION REFERENCE
TA XX 125 FHP 350 - 7

• Dieses Programm zeigt die verschiedenen DMS, die wir herstellen. Lieferbar in Konstantan, Karma, Iso-elastischer Folie, Kenthal, Kupfer, Balco und Nickel auf Polyimide-oder Epoxy-Träger mit Selbst-Temperaturkompensation von 0-41.

• Ce programme présente les différents jauges que nous fabriquons. Elles peuvent être fabriquées en constantan, en karma, en isoelastoc ou en kenthal, en cuivre, balco ou nickel sur support polyimide ou époxy avec toutes auto-compensations de 0 à 41.

• This Program shows our strain gage range, all gages can be delivered in Advance, Karma, Iso-elastic foil, Kenthal, Copper, Balco and Nickel with polyimide or epoxy backing, and self-temperature compensation from 0 to 41.

ARRETER LA REPRODUCTION AUTOMATIQUE DE CE DOCUMENT
TOUS LES DESSINS SONT A L'ECHELLE 1
SCALE DRAWING