

B.E.P. MÉTIERS DE L'ÉLECTRONIQUE
Session 2006

**DOCUMENTS
DES
CONSTRUCTEURS
DE COMPOSANTS ÉLECTRONIQUES
NÉCESSAIRES A L'ÉPREUVE EP3**


**ANALYSE DES STRUCTURES ÉLECTRONIQUES
APPARTENANT À UN OBJET TECHNIQUE**

MB3773	(pages 5 et 6 du document)
Am27C512	(page 1 du document)
74HC139	(page 4 du document)
74HC541	(page 3 et 4 du document)
74HC574	(page 4 du document)
Pal22V10	(page 8 du document)
ULN2803	(pages 1 et 2 du document)
2N3055	(page 1 du document)

Soit 12 pages dont celle-ci.

MB3773

• MB3773 Basic Operation



$$T_{PR}(\text{ms}) := 1000 \cdot C_T(\mu\text{F})$$

$$T_{WD}(\text{ms}) := 100 \cdot C_T(\mu\text{F})$$


$$T_{WR}(\text{ms}) := 20 \cdot C_T(\mu\text{F})$$

Example : $C_T = 0.1 \mu\text{F}$

$T_{PR}(\text{ms}) := 100 (\text{ms})$

$T_{WD}(\text{ms}) := 10 (\text{ms})$

$T_{WR}(\text{ms}) := 2 (\text{ms})$



MB3773

■ OPERATION SEQUENCE

- (1) When V_{CC} rises to about 0.8 V, \overline{RESET} goes "Low" and RESET goes "High".
The pull-up current of approximately $1 \mu A$ ($V_{CC} = 0.8$ V) is output from RESET.
- (2) When V_{CC} rises to V_{SH} (≈ 4.3 V), the charge with C_T starts.
At this time, the output is being reset.
- (3) When C_T begins charging, \overline{RESET} goes "High" and RESET goes "Low".
After T_{PR} reset of the output is released.
Reset hold time: T_{PR} (ms) $\approx 1000 \times C_T$ (μF)
After releasing reset, the discharge of C_T starts, and watch-dog timer operation starts.
 T_{PR} is not influenced by the CK input.
- (4) C changes from the discharge into the charge if the clock (Negative edge) is input to the CK terminal while discharging C_T .
- (5) C changes from the charge into the discharge when the voltage of C_T reaches a constant threshold (≈ 1.4 V).
(4) and (5) are repeated while a normal clock is input by the logic system.
- (6) When the clock is cut off, gets, and the voltage of C_T falls on threshold (≈ 0.4 V) of reset on, \overline{RESET} goes "Low" and RESET goes "High".
Discharge time of C_T until reset is output: T_{WD} is watch-dog timer monitoring time.
 T_{WD} (ms) $\approx 100 \times C_T$ (μF)
Because the charging time of C_T is added at accurate time from stop of the clock and getting to the output of reset of the clock, T_{WD} becomes maximum $T_{WD} + T_{WR}$ by minimum T_{WD} .
- (7) Reset time in operating watch-dog timer: T_{WR} is charging time where the voltage of C_T goes up to off threshold (≈ 1.4 V) for reset.
 T_{WR} (ms) $\approx 20 \times C_T$ (μF)
Reset of the output is released after C_T reaches an off threshold for reset, and C_T starts the discharge, after that if the clock is normally input, operation repeats (4) and (5), when the clock is cut off, operation repeats (6) and (7).
- (8) When V_{CC} falls on V_{SL} (≈ 4.2 V), reset is output. C_T is rapidly discharged of at the same time.
- (9) When V_{CC} goes up to V_{SH} , the charge with C_T is started.
When V_{CC} is momentarily low,
After falling V_{SL} or less V_{CC} , the time to going up is the standard value of the V_{CC} input pulse width in V_{SH} or more.
After the charge of C_T is discharged, the charge is started if it is T_{PI} or more.
- (10) Reset of the output is released after T_{PR} , after V_{CC} becomes V_{SH} or more, and the watch-dog timer starts.
After that, when V_{CC} becomes V_{SL} or less, (8) to (10) is repeated.
- (11) While power supply is off, when V_{CC} becomes V_{SL} or less, reset is output.
- (12) The reset output is maintained until V_{CC} becomes 0.8 V when V_{CC} falls on 0 V.

FINAL

Am27C512

512 Kilobit (64 K x 8-Bit) CMOS EPROM



DISTINCTIVE CHARACTERISTICS

- **Fast access time**
 - Speed options as fast as 55 ns
- **Low power consumption**
 - 20 μ A typical CMOS standby current
- **JEDEC-approved pinout**
- **Single +5 V power supply**
- **$\pm 10\%$ power supply tolerance standard**
- **100% Flashrite™ programming**
 - Typical programming time of 8 seconds
- **Latch-up protected to 100 mA from -1 V to $V_{CC} + 1$ V**
- **High noise immunity**
- **Versatile features for simple interfacing**
 - Both CMOS and TTL input/output compatibility
 - Two line control functions
- **Standard 28-pin DIP, PDIP, and 32-pin PLCC packages**

GENERAL DESCRIPTION

The Am27C512 is a 512-Kbit, ultraviolet erasable programmable read-only memory. It is organized as 64K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP packages, as well as plastic one time programmable (OTP) PDIP and PLCC packages.


Data can be typically accessed in less than 55 ns, allowing high-performance microprocessors to operate without any WAIT states. The device offers separate Output Enable (OE#) and Chip Enable (CE#) controls,

thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 80 mW in active mode, and 100 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The device supports AMD's Flashrite programming algorithm (100 μ s pulses), resulting in a typical programming time of 8 seconds.

BLOCK DIAGRAM




08140J-1

Publication# 08140 Rev: J Amendment/+2
Issue Date: June 1, 1999

Dual 2-to-4 line decoder/demultiplexer

74HC/HCT139




FUNCTION TABLE

INPUTS			OUTPUTS			
$n\bar{E}$	nA_0	nA_1	$n\bar{Y}_0$	$n\bar{Y}_1$	$n\bar{Y}_2$	$n\bar{Y}_3$
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	H	L	H	L	H	H
L	L	H	H	H	L	H
L	H	H	H	H	H	L

Notes

1. H = HIGH voltage level
- L = LOW voltage level
- X = don't care






Octal buffer/line driver; 3-state

74HC/HCT541

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 19	$\overline{OE}_1, \overline{OE}_2$	output enable input (active LOW)
2, 3, 4, 5, 6, 7, 8, 9	A_0 to A_7	data inputs
10	GND	ground (0 V)
18, 17, 16, 15, 14, 13, 12, 11	Y_0 to Y_7	bus outputs
20	V_{CC}	positive supply voltage



Octal buffer/line driver; 3-state

74HC/HCT541




Fig.4 Functional diagram.

FUNCTION TABLE

INPUTS		OUTPUT	
\overline{OE}_1	\overline{OE}_2	A_n	Y_n
L	L	L	L
L	L	L	H
X	H	X	Z
H	X	X	Z

Notes

1. H = HIGH voltage level
- L = LOW voltage level
- X = don't care
- Z = high impedance OFF-state




Fig.5 Logic diagram.

Octal D-type flip-flop; positive edge-trigger;
3-state

74HC/HCT574





Fig.4 Functional diagram.





ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to +150°C
 Ambient Temperature with Power Applied -55°C to +125°C
 Supply Voltage with Respect to Ground -0.5 V to +7.0 V
 DC Input Voltage -0.5 V to +5.25 V
 DC Output or I/O Pin Voltage -0.5 V to +5.25 V
 Static Discharge Voltage 2001 V
 Latchup Current ($T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$) 100 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) 0°C to +75°C
 Supply Voltage (V_{CC}) with Respect to Ground +3.0 V to +3.6 V

Industrial (I) Devices

Ambient Temperature (T_A) -40°C to +85°C
 Supply Voltage (V_{CC}) with Respect to Ground +3.0 V to +3.6 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS OVER COMMERCIAL AND INDUSTRIAL OPERATING RANGES

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V_{OH}	Output HIGH Voltage	$V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = \text{Min}$	$I_{OH} = -2 \text{ mA}$	2.4	V
			$I_{OH} = -100 \mu\text{A}$	$V_{CC} = 0.2$	V
V_{OL}	Output LOW Voltage	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 16 \text{ mA}$	0.5	V
			$I_{OL} = 100 \mu\text{A}$	0.2	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Notes 1, 2)	2.0	5.25	V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Notes 1, 2)		0.8	V
I_{IH}	Input HIGH Leakage Current	$V_{IN} = V_{CC}$, $V_{CC} = \text{Max}$ (Note 2)		10	μA
I_{IL}	Input LOW Leakage Current	$V_{IN} = 0 \text{ V}$, $V_{CC} = \text{Max}$ (Note 2)		-100	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = V_{CC}$, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		10	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0 \text{ V}$, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		-100	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5 \text{ V}$, $V_{CC} = \text{Max}$ (Note 3)	-5	-75	mA
I_{CC} (Static)	Supply Current	Outputs f = 0 MHz, Open ($I_{OUT} = 0 \text{ mA}$)	-10/15 Commercial		mA
			-7	75	mA
			-15 Industrial	75	mA

Notes:

- These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.
- I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 $V_{OUT} = 0.5 \text{ V}$ has been chosen to avoid test problems caused by tester ground degradation.

**MOTOROLA**

Octal High Voltage, High Current Darlington Transistor Arrays

The eight NPN Darlington connected transistors in this family of arrays are ideally suited for interfacing between low logic level digital circuitry (such as TTL, CMOS or PMOS/NMOS) and the higher current/voltage requirements of lamps, relays, printer hammers or other similar loads for a broad range of computer, industrial, and consumer applications. All devices feature open-collector outputs and free wheeling clamp diodes for transient suppression.

The ULN2803 is designed to be compatible with standard TTL families while the ULN2804 is optimized for 6 to 15 volt high level CMOS or PMOS.

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ and rating apply to any one device in the package, unless otherwise noted.)

Rating	Symbol	Value	Unit
Output Voltage	V_O	50	V
Input Voltage (Except ULN2801)	V_I	30	V
Collector Current – Continuous	I_C	500	mA
Base Current – Continuous	I_B	25	mA
Operating Ambient Temperature Range	T_A	0 to +70	°C
Storage Temperature Range	T_{stg}	-55 to +150	°C
Junction Temperature	T_J	125	°C

$R_{\theta JA} = 55^\circ\text{C}/\text{W}$

Do not exceed maximum current limit per driver.

ORDERING INFORMATION


Device	Characteristics		
	Input Compatibility	$V_{CE}(\text{Max})/I_C(\text{Max})$	Operating Temperature Range
ULN2803A	TTL, 5.0 V CMOS	50 V/500 mA	$T_A = 0 \text{ to } +70^\circ\text{C}$
ULN2804A	6 to 15 V CMOS, PMOS		

Order this document by ULN2803/D

ULN2803
ULN2804


OCTAL PERIPHERAL DRIVER ARRAYS

SEMICONDUCTOR TECHNICAL DATA



A SUFFIX
PLASTIC PACKAGE
CASE 707

PIN CONNECTIONS



ULN2803 ULN2804**ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$, unless otherwise noted)**

Characteristic	Symbol	Min	Typ	Max	Unit	
Output Leakage Current (Figure 1) ($V_O = 50 \text{ V}$, $T_A = +70^\circ\text{C}$) ($V_O = 50 \text{ V}$, $T_A = +25^\circ\text{C}$) ($V_O = 50 \text{ V}$, $T_A = +70^\circ\text{C}$, $V_I = 6.0 \text{ V}$) ($V_O = 50 \text{ V}$, $T_A = +70^\circ\text{C}$, $V_I = 1.0 \text{ V}$)	I_{CEX}	—	—	100 50 500 500	μA	
Collector-Emitter Saturation Voltage (Figure 2) ($I_C = 350 \text{ mA}$, $I_B = 500 \mu\text{A}$) ($I_C = 200 \text{ mA}$, $I_B = 350 \mu\text{A}$) ($I_C = 100 \text{ mA}$, $I_B = 250 \mu\text{A}$)	$V_{CE(\text{sat})}$	—	1.1 0.95 0.85	1.6 1.3 1.1	V	
Input Current – On Condition (Figure 4) ($V_I = 17 \text{ V}$) ($V_I = 3.85 \text{ V}$) ($V_I = 5.0 \text{ V}$) ($V_I = 12 \text{ V}$)	$I_{I(\text{on})}$	—	0.82 0.93 0.35 1.0	1.25 1.35 0.5 1.45	mA	
Input Voltage – On Condition (Figure 5) ($V_{CE} = 2.0 \text{ V}$, $I_C = 300 \text{ mA}$) ($V_{CE} = 2.0 \text{ V}$, $I_C = 200 \text{ mA}$) ($V_{CE} = 2.0 \text{ V}$, $I_C = 250 \text{ mA}$) ($V_{CE} = 2.0 \text{ V}$, $I_C = 300 \text{ mA}$) ($V_{CE} = 2.0 \text{ V}$, $I_C = 125 \text{ mA}$) ($V_{CE} = 2.0 \text{ V}$, $I_C = 200 \text{ mA}$) ($V_{CE} = 2.0 \text{ V}$, $I_C = 275 \text{ mA}$) ($V_{CE} = 2.0 \text{ V}$, $I_C = 350 \text{ mA}$)	$V_{I(\text{on})}$	—	—	13 2.4 2.7 3.0 5.0 6.0 7.0 8.0	V	
Input Current – Off Condition (Figure 3) ($I_C = 500 \mu\text{A}$, $T_A = +70^\circ\text{C}$)	All Types	$I_{I(\text{off})}$	50	100	—	μA
DC Current Gain (Figure 2) ($V_{CE} = 2.0 \text{ V}$, $I_C = 350 \text{ mA}$)	ULN2801	h_{FE}	1000	—	—	—
Input Capacitance		C_I	—	15	25	pF
Turn-On Delay Time (50% E_I to 50% E_O)		t_{on}	—	0.25	1.0	μs
Turn-Off Delay Time (50% E_I to 50% E_O)		t_{off}	—	0.25	1.0	μs
Clamp Diode Leakage Current (Figure 6) ($V_R = 50 \text{ V}$)	$T_A = +25^\circ\text{C}$ $T_A = +70^\circ\text{C}$	I_R	—	— 50 100	μA	
Clamp Diode Forward Voltage (Figure 7) ($I_F = 350 \text{ mA}$)		V_F	—	1.5	2.0	V

Complementary Silicon Power Transistors

. . . designed for general-purpose switching and amplifier applications.

- DC Current Gain — $h_{FE} = 20 - 70 @ I_C = 4 \text{ A}_{dc}$
- Collector-Emitter Saturation Voltage —
 $V_{CE(sat)} = 1.1 \text{ V}_{dc} (\text{Max}) @ I_C = 4 \text{ A}_{dc}$
- Excellent Safe Operating Area

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	60	V_{dc}
Collector-Emitter Voltage	V_{CER}	70	V_{dc}
Collector-Base Voltage	V_{CB}	100	V_{dc}
Emitter-Base Voltage	V_{EB}	7	V_{dc}
Collector Current — Continuous	I_C	15	A_{dc}
Base Current	I_B	7	A_{dc}
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	115 0.657	Watts $\text{W}/^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.52	$^\circ\text{C}/\text{W}$




Figure 1. Power Derating

Preferred devices are Motorola recommended choices for future use and best overall value.