BREVET DE TECHNICIEN SUPERIEUR

SYSTEMES ELECTRONIQUES

SESSION 2008

Epreuve U4 : ELECTRONIQUE

DOSSIER TECHNIQUE	
Série E12 :	
ICL3232	
LMC567	
PIC16F877	3
• USART	5
• ADC	5
I IDD AIDING	6
	7
USART ADC Librairies compatibles PIC16F87Y	7
======================================	8
• I2C	
Livi2J74	1 1
L4931CD33	
WCF 00X	12
FM24CL64	1.4
BUZ00 - BUZ11	16
PANNEAU SOLAIRE	17
ZRC250	10

SESSION 2008	CODE:	SEE4EL	
BTS SYSTEMES F	CLECTRONIQUES		
Epreuve : ELF	CTRONIQUE		
Durée : 4 heures	Coefficient : 4		

DOGGTED ME COM		
DOSSIER TECHNIQUE		
	Page 1/18	~
L	rave I/IX	CECCION 2000
		SESSION 2008

2/18

EE4EL

SS

Ĭ N


2008

L3232

ICL3221, ICL3222, ICL3223, ICL3232, ICL3241, ICL3243

Pinouts (Continued)

ICL3232 (PDIP, SOIC, SSOP, TSSOP) TOP VIEW



Pin Descriptions

PIN	FUNCTION
v _{cc}	System power supply input (3 0V to 5.5V).
V+	Internally generated positive transmitter supply (+5 5V).
V-	Internally generated negative transmitter supply (-5.5V).
GND	Ground connection.
C1+	External capacitor (voltage doubler) is connected to this lead.
C1-	External capacitor (voltage doubler) is connected to this lead.
C2+	External capacitor (voltage inverter) is connected to this lead
C2-	External capacitor (voltage inverter) is connected to this lead
T _{IN}	TTL/CMOS compatible transmitter Inputs.
TOUT	RS-232 level (nominally +5 5V) transmitter outputs.
RIN	RS-232 compatible receiver inputs.
Rout	TTL/CMOS level receiver outputs.
R _{OUTB}	TTL/CMOS level, noninverting, always enabled receiver outputs
INVALID	Active low output that indicates if no valid RS-232 levels are present on any receiver input.
ĒN	Active low receiver enable control, doesn't disable R _{OUTB} outputs.
SHDN	Active low input to shut down transmitters and on-board power supply, to place device in low power mode.
ORCEOFF	Active low to shut down transmitters and on-chip power supply. This overrides any automatic circuitry and FORCEON (See Table
ORCEON	Active high input to override automatic powerdown circultry thereby keeping transmitters active, (FORCEOFF must be high).




FIGURE 8. TRANSMITTER OUTPUTS WHEN EXITING POWERDOWN

Mouse Driveability

The ICL324X have been specifically designed to power a serial mouse while operating from low voltage supplies. Figure 9 shows the transmitter output voltages under increasing load current. The on-chip switching regulator ensures the transmitters will supply at least ±5V during worst case conditions (15mA for paralleled V+ transmitters, 7.3mA for single V- transmitter). The Automatic Powerdown feature does not work with a mouse, so FORCEOFF and FORCEON should be connected to V_{CC}.




FIGURE 9. TRANSMITTER OUTPUT VOLTAGE VS LOAD CURRENT (PER TRANSMITTER, i.e., DOUBLE CURRENT AXIS FOR TOTAL VOUT+ CURRENT)

High Data Rates

The ICL32XX maintain the RS-232 ±5V minimum transmitter output voltages even at high data rates. Figure 10 details a transmitter loopback test circuit, and Figure 11 illustrates the loopback test result at 120kbps. For this test, all transmitters were simultaneously driving RS-232 loads in parallel with 1000pF, at 120kbps. Figure 12 shows the loopback results

for a single transmitter driving 1000pF and an RS-232 load at 250kbps. The static transmitters were also loaded with an RS-232 receiver.




FIGURE 10. TRANSMITTER LOOPBACK TEST CIRCUIT




FIGURE 11. LOOPBACK TEST AT 120kbps





FIGURE 12. LOOPBACK TEST AT 250kbps

intersil



February 1995

TZ(

LMC567 Low Power Tone Decoder

General Description

The LMC567 is a low power general purpose LMCMOSTM
Functionally similar to LM567 tone decoder which is functionally similar to the industry • 2V to 9V supply voltage range standard LM567. It consists of a twice frequency voltagecontrolled oscillator (VCO) and quadrature dividers which establish the reference signals for phase and amplitude detectors. The phase detector and VCO form a phase-locked loop (PLL) which locks to an input signal frequency which is within the control range of the VCO. When the PLL is locked and the input signal amplitude exceeds an internally pre-set threshold, a switch to ground is activated on the output pin.


Out-of-band signals and noise rejected External components set up the oscillator to run at twice the **2**0 mA output current capability input frequency and determine the phase and amplitude filter time constants.

Features

- Low supply current drain
- No increase in current with output activated
- Operates to 500 kHz input frequency
- High oscillator stability
- Ground-referenced input

LMCMOST V is a trademark of National Semiconductor Com-

Block Diagram (with External Components)



Absolute MaximumRatings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Input Voltage, Pin 3 Supply Voltage, Pin 4 10V 13V Output Voltage, Pin 8 Voltage at All Other Pins Vs to Gnd **Output Current, Pin 8** 30 mA

Package Dissipation 500 mW Operating Temperature Range (TA) -25°C to +125°C

-55°C to +150°C Storage Temperature Range

Soldering Information Dual-In-Line Package Soldering (10 sec.) 260°C **LMC567**

Small Outline Package 215°C Vapor Phase (60 sec.) Infrared (15 sec.) 220°C


See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics

Test Circuit, T_A = 25°C, V_s = 5V, RtCt ≠2, Sw. 1 Pos. 0, and no input, unless otherwise noted.


Symbol	ol Parameter Conditions					Max	Units	
14 Power Supply Curre		RtCt #1, Quiescent V _s = 2			0.3			
		or Activated	V ₈ = 5V		0.5	0.8	mAdd	
			V ₈ = 9V		0.8	1.3		
V3	Input D.C. Bias				0		mVdc	
R3	Input Resistance				40		kı)	
18	Output Leakage				1	100	nAdo	
fo	Center Frequency,	RtCt ≠2, Measure Oscillator	V ₈ = 2V		98			
	F _{osc} ÷ 2	Frequency and Divide by 2	V ₈ = 5V	92	103	113	kHz	
			V ₈ = 9V		105			
Δ í ₀	Center Frequency Shift with Supply	$\frac{f_0 _{9V} - f_0 _{2V}}{7 f_0 _{5V}} \times 100$			1.0	2.0	%/\	
V _{in} Input Th	Input Threshold	Set input Frequency Equal to 6	V ₈ = 2V	11	20	27		
		Measured Above, Increase Input Level Until Pin 8 Goes Low.	V _s = 5V	17	30	45	m∨rm	
		Edvar dikini ili didda Edw.	V _S = 9V		45			
ΔV _{in}	Input Hysteresis	Starting at Input Threshold, Decrease Input Level Until Pin 8 goes High.			1.5		mVrm	
V8	Output 'Sat' Voltage	Input Level > Threshold	18 = 2 mA		0.06	0.15	Vdc	
		Choose RL for Specified 18	18 = 20 mA		0.7		7 700	
L.D.B.W.	Largest Detection	Measure Fosc with Sw. 1 in	V ₃ = 2V	7	11	15		
	Bandwidth	Pos. 0, 1, and 2;	V ₈ = 5V	11	14	17	%	
		$L.D.B.W = \frac{F_{osdP2} - F_{osdP1}}{F_{osdP0}} \times 100$	V ₈ = 9V		15			
ΔBW	Bandwidth Skew	$Skew = \left(\frac{F_{osdP2} + F_{osdP1}}{2F_{osdP0}} - 1\right) \times 100$			0	±1.0	%	
f _{max}	Highest Center Freq.	RtCt #3, Measure Oscillator Frequenc Divide by 2	y and		700		kHz	
V _{in}	Input Threshold at t _{max}	Set Input Frequency Equal to t _{max} mea Above, Increase Input Level Until Pin 8			35		mVrm	


Test Circuit




RtCt	Rt	Ct
#1	100k	300 pF
#2	10k	300 pF
#3	5.1k	62 pF

Typical Performance Characteristics









Largest Detection


DWIDTH (X OF F₀)

Bandwidth vs. Temp.

TEST CIRCUIT, V. = 5V, RICT #2







TI /H/8670-3

Applications Information (refer to Block Diagram)

The LMC567 low power tone decoder can be operated at supply voltages of 2V to 9V and at input frequencies ranging from 1 Hz up to 500 kHz.

The LMC567 can be directly substituted in most LM567 applications with the following provisions:

- 1. Oscillator timing capacitor Ct must be halved to double the oscillator frequency relative to the input frequency (See OSCILLATOR TIMING COMPONENTS).
- 2. Filter capacitors C1 and C2 must be reduced by a factor of 8 to maintain the same filter time constants.
- 3. The output current demanded of pin 8 must be limited to the specified capability of the LMC567.

OSCILLATOR TIMING COMPONENTS

The voltage-controlled oscillator (VCO) on the LMC567 must be set up to run at twice the frequency of the input signal tone to be decoded. The center frequency of the VCO is set by timing resistor Rt and timing capacitor Ct connected to pins 5 and 6 of the IC. The center frequency as a function of Rt and Ct is given by:

$$F_{\rm osc} \cong \frac{1}{1.4 \, \rm Rt \, Ct} \, \rm Hz$$

Since this will cause an input tone of half Fosc to be decoded,

F_{input} ≅
$$\frac{1}{2.8 \text{ Rt Ct}}$$
Hz

This equation is accurate at low frequencies; however, above 50 kHz (Fasc = 100 kHz), internal delays cause the actual frequency to be lower than predicted.

The choice of Rt and Ct will be a tradeoff between supply current and practical capacitor values. An additional supply current component is introduced due to Rt being switched to Vs every half cycle to charge Ct:

Is due to Rt =
$$V_s/(4Rt)$$

Thus the supply current can be minimized by keeping Rt as large as possible (see supply current vs. operating frequency curves). However, the desired frequency will dictate an RtCt product such that increasing Rt will require a smaller Ct. Below Ct = 100 pF, circuit board stray capacitances begin to play a role in determining the oscillation frequency which ultimately limits the minimum Ct.

To allow for I.C. and component value tolerances, the oscillator timing components will require a trim. This is generally accomplished by using a variable resistor as part of Rt, although Ct could also be padded. The amount of initial frequency variation due to the LMC567 itself is given in the electrical specifications; the total trim range must also accommodate the tolerances of Rt and Ct.

SUPPLY DECOUPLING

The decoupling of supply pin 4 becomes more critical at high supply voltages with high operating frequencies, requiring C4 to be placed as close as possible to pin 4.

The input pin 3 is internally ground-referenced with a nominal 40 kn resistor. Signals which are already centered on 0V may be directly coupled to pin 3; however, any d.c. potential must be isolated via a coupling capacitor. Inputs of multiple LMC567 devices can be paralleled without individual d.c. isolation.

LOOP FILTER

Pin 2 is the combined output of the phase detector and control input of the VCO for the phase-locked loop (PLL). Capacitor C2 in conjunction with the nominal 80 kΩ pin 2 internal resistance forms the loop filter.

For small values of C2, the PLL will have a fast acquisition time and the pull-in range will be set by the built in VCO frequency stops, which also determine the largest detection bandwidth (LDBW). Increasing C2 results in improved noise immunity at the expense of acquisition time, and the pull-in range will begin to become narrower than the LDBW (see Bandwidth as a Function of C2 curve). However, the maximum hold-in range will always equal the LDBW.

OUTPUT FILTER

Pin 1 is the output of a negative-going amplitude detector which has a nominal 0 signal output of 7/9 Vs. When the PLL is locked to the input, an increase in signal level causes the detector output to move negative. When pin 1 reaches 2/3 Vs the output is activated (see OUTPUT PIN).

Capacitor C1 in conjunction with the nominal 40 kΩ pin 1 internal resistance forms the output filter. The size of C1 is a tradeoff between slew rate and carrier ripple at the output comparator. Low values of C1 produce the least delay between the input and output for tone burst applications, while larger values of C1 improve noise immunity.

Pin 1 also provides a means for shifting the input threshold higher or lower by connecting an external resistor to supply or ground. However, reducing the threshold using this technique increases sensitivity to pin 1 carrier ripple and also results in more part to part threshold variation.

The output at pin 8 is an N-channel FET switch to ground which is activated when the PLL is locked and the input tone is of sufficient amplitude to cause pin 1 to fall below 2/3 Vs. Apart from the obvious current component due to the external pin 8 load resistor, no additional supply current is required to activate the switch. The on resistance of the switch is inversely proportional to supply; thus the 'sat' voltage for a given output current will increase at lower sup-

PIC16F87X

10.1 USART Baud Rate Generator (BRG)

The BRG supports both the asynchronous and synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In synchronous mode, bit BRGH is ignored. Table 10-1 shows the formula for computation of the baud rate for different USART modes which only apply in master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 10-1. From this, the error in baud rate can be determined.

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the Fosc/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

10.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 10-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate= Fosc/(16(X+1))
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	NA

X = value in SPBRG (0 to 255)

TABLE 10-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
99h	9h SPBRG Baud Rate Generator Register								0000 0000	0000 0000	

Legend: x = unknown. - = unimplemented read as '0'. Shaded cells are not used by the BRG.

PIC16F87X

TABLE 10-3: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

	Fosc = 20 MHz			F	Fosc = 16 MHz			Fosc = 10 MHz		
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	-	-		-		-	-	-		
1.2	1.221	1.75	255	1.202	0.17	207	1.202	0.17	129	
2.4	2.404	0.17	129	2.404	0.17	103	2.404	0.17	64	
9.6	9.766	1.73	31	9.615	0.16	25	9.766	1.73	15	
19.2	19.531	1.72	15	19.231	0.16	12	19.531	1.72	7	
28.8	31.250	8.51	9	27.778	3.55	8	31.250	8.51	4	
33.6	34.722	3.34	8	35.714	6.29	6	31.250	6.99	4	
57.6	62.500	8.51	4	62.500	8.51	3	52.083	9.58	2	
HIGH	1.221		255	0.977	-	255	0.610		255	
LOW	312.500		0	250.000		0	156.250	-	0	

	1	OSC = 4 M	Hz	For	MHz	
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	0.300	0	207	0.301	0.33	185
1.2	1.202	0.17	51	1.216	1.33	46
2.4	2.404	0.17	25	2.432	1.33	22
9.6	8.929	6.99	6	9.322	2.90	5
19.2	20.833	8.51	2	18.643	2.90	2
28.8	31.250	8.51	1		-	
33.6	-			-		-
57.6	62.500	8.51	0	55.930	2.90	0
HIGH	0.244	-	255	0.218	-	255
LOW	62.500		0	55.930		0

TABLE 10-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD RATE (K)	Fosc = 20 MHz			Fo	osc = 16 M	Hz	Fosc = 10 MHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3				-	-			-	-
1.2	-	-			-	-	-	-	-
2.4	-	-				-	2.441	1.71	255
9.6	9.615	0.16	129	9.615	0.16	103	9.615	0.16	64
19.2	19.231	0.16	64	19.231	0.16	51	19.531	1.72	31
28.8	29.070	0.94	42	29.412	2.13	33	28.409	1.36	21
33.6	33.784	0.55	36	33.333	0.79	29	32.895	2.10	18
57.6	59.524	3.34	20	58.824	2.13	16	56.818	1.36	10
HIGH	4.883		255	3.906	-	255	2.441	-	255
LOW	1250.000	-	0	1000.000		0	625.000	-	0

	F	osc = 4 Mi	łz	Fosc = 3.6864 MHz		
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3		-			-	-
1.2	1.202	0.17	207	1.203	0.25	185
2.4	2.404	0.17	103	2.406	0.25	92
9.6	9.615	0.16	25	9.727	1.32	22
19.2	19.231	0.16	12	18.643	2.90	11
28.8	27.798	3.55	8	27.965	2.90	7
33.6	35.714	6.29	6	31.960	4.88	6
57.6	62.500	8.51	3	55.930	2.90	3
HIGH	0.977	-	255	0.874		255
LOW	250.000		0	273.722		0

DS30292B-page 97

PIC16F877

PIC16F87X

11.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module has five inputs for the 28-pin devices and eight for the other devices.

The analog input charges a sample and hold capacitor. The output of the sample and hold capacitor is the input into the converter. The converter then generates a digital result of this analog level via successive approximation. The A/D conversion of the analog input signal results in a corresponding 10-bit digital number. The A/D module has high and low voltage reference input that is software selectable to some combination of VoD, VSS, RAZ or RA3.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D clock must be derived from the A/D's internal RC oscillator.

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- · A/D Result Low Register (ADRESL)
- A/D Control Register0 (ADCON0)
- · A/D Control Register1 (ADCON1)

The ADCON0 register, shown in Register 11-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 11-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be the voltage reference) or as digital I/O.

Additional information on using the A/D module can be found in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).

REGISTER 11-1: ADCONO REGISTER (ADDRESS: 1Fh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON	R = Readable bit W = Writable bit
bit7							bit0	U = Unimplemented bit,
								read as '0'
								- n = Value at POR reset
bit 7-6:								
	00 = FOSC/2 01 = FOSC/3 10 = FOSC/32 11 = FRC (clock derived from an RC oscillation)							
bit 5-3:	,							
	000 = channel 0, (RA0/AN0)							
	001 = channel 1, (RA1/AN1) 010 = channel 2, (RA2/AN2) 011 = channel 3, (RA3/AN3) 100 = channel 4, (RA5/AN4) 101 = channel 5, (RE0/AN5)(1) 110 = channel 6, (RE1/AN6)(1)							
		nnel 7, (RE	,					
bit 2:			ersion Stat	us bit				
	If ADON =		orograss (notting this	hit starts the A/	D conversio	nn)	
	1 = A/D conversion in progress (setting this bit starts the A/D conversion) 0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D conversion is complete)							
bit 1:		nented Re		,				
bit 0:	ADON: A	D On bit						
	1 = A/D converter module is operating							
	0 = A/D c	onverter me	odule is shu	toff and cor	sumes no oper	ating currer	11	
Note 1:	These cha	annels are	not available	on the 28-	pin devices.			

The ADRESH:ADRESL registers contain the 10-bit result of the A/D conversion. When the A/D conversion is complete, the result is loaded into this A/D result register pair, the GO/DONE bit (ADCON0<2>) is cleared and the A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 11-1.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs. To determine sample time, see Section 11.1. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins / voltage reference / and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - . Turn on A/D module (ADCON0)
- Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - · Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
- Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
- Polling for the GO/DONE bit to be cleared
- Waiting for the A/D interrupt
- Read A/D Result register pair (ADRESH:ADRESL), clear bit ADIF if required.
- For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as Tab. A minimum wait of 2Tab is required before next acquisition starts.

ADC

PIC16F87X

LIBRAIRIES

USART

Hardware Peripheral Functions

OpenUSART Open1USART Open2USART

Function:

Configure the specified USART module.

Include:

usart.h

Prototype:

void OpenUSART(unsigned char config

unsigned int **spbrg**;

void OpenlUSART(unsigned char config

unsigned int **spbrg**;

void Open2USART(unsigned char config

unsigned int spbrg;

Arguments:

config

A bitmask that is created by performing a bitwise AND operation ('&') with a value from each of the categories listed below. These values are

defined in the fileusart.h Interrupt on Transmission:

USART_TX_INT_ON USART_TX_INT_OFF

Transmit interrupt ON Transmit interrupt OFF

Interrupt on Receipt:

USART_RX_INT_ON

Receive interrupt ON Receive interrupt OFF

USART_RX_INT_OFF USART Mode:

USART_ASYNCH_MODE
USART_SYNCH_MODE

Asynchronous Mode Synchronous Mode

Transmission Width:

USART_NINE_BIT

USART_NINE_BIT

USART_NINE_BIT

9-bit transmit/receive

Slave/Master Select*:

USART_SYNC_SLAVE Synchronous Slave mode
USART_SYNC_MASTER Synchronous Master mode

Reception mode:

USART_SINGLE_RX Single reception
USART CONT_RX Continuous reception

Baud rate:

USART_BRGH_HIGH High baud rate
USART_BRGH_LOW Low baud rate

* Applies to Syndronous mode only

spbrg

This is the value that iswritten to the baud rate generator register which determines the baud rate at which the USART operates. The formulas for baud rate are:

Asynchronous mode, high speed:

Fosc/ (16 * (spbrg+ 1))
Asynchronous mode, low speed:
Fosc/ (64 * (spbrg+ 1))
Synchronous mode:

Synchronous mode.

Fosc/ (4 * (spbrg+ 1))
Where Foscis the oscillator frequency.

Remarks:

This function configuresthe USART module according to the specified

configuration options.

OpenUSARTshould be used on parts with a single USART peripheral. Open1USARTand Open2USARTshould be used on parts with multiple

USART peripherals.

File Name:

uopen.c ulopen.c u2open.c

© 2004 Microchip Technology Inc.

DS51297D-page 69

Page 7/18

SEE4EL



MPLAB® C18 C COMPILER LIBRARIES

Chapter 2. Hardware Peripheral Functions

2.1 INTRODUCTION

This chapter documents the hardware peripheral functions found in the processor-specific libraries. The source code for all of these functions is included with MPLAB C18 in the src\traditional\pmcandsrc\extended\pmcsubdirectories of the compiler installation.

See the MPASM™ User's Guide with MPLINK™ and MPLIB™ (DS33014) for more information about managing libraries using the MPLIB librarian.

The following peripherals are supported by MPLAB C18 library routines:

- · A/D Converter (Section 2.2 "A/D Converter Functions")
- Input Capture (Section 2.3 "Input Capture Functions")
- I²C[™] (Section 2.4 "I²C[™] Functions")
- · I/O Ports (Section 2.5 "I/O Port Functions")
- · Microwire (Section 2.6 "Microwire Functions")
- Pulse-Width Modulation (PWM) (Section 2.7 "Pulse-Width Modulation Functions")
- SPI™ (Section 2.8 "SPI™ Functions")
- Timer (Section 2.9 "Timer Functions")
- USART (Section 2.10 "USART Functions")

2.2 A/D CONVERTER FUNCTIONS

The A/D peripheral is supported with the following functions:

TABLE 2-1: A/D CONVERTER FUNCTIONS

Function	Description	
BusyADC	Is A/D converter currently performing a conversion?	
CloseADC	Disable the A/D converter.	
ConvertADC	Start an A/D conversion.	
OpenADC Configure the A/D convertor.		
ReadADC Read the results of an A/D conversion.		
SetChanADC Select A/D channel to be used.		

© 2004 Microchip Technology Inc. DS51297D-page 9 DS51297D-page 9

MPLAB® C18 C Compiler Libraries

2.2.1 Function Descriptions

BusyADC

Function: Is the A/D converter currently performing a conversion?

include: adc.h

Prototype: char BusyADC(void);

Remarks: This function indicates if the A/D peripheral is in the process of

converting a value.

Return Value: 1 if the A/D peripheral is performing a conversion.

0 if the A/D peripheral isn't performing a conversion.

File Name: adcbusy.c

CloseADC

Function: Disable the A/D converter

include:

adc.h

Prototype: void CloseADC(void);

Remarks: This function disables the A/D convertor and A/D interrupt mechanism.

File Name: adcclose.c

ConvertADC

Function: Starts the A/D conversion process.

Include: a

Prototype: void ConvertADC(void);

Remarks: This function starts an A/D conversion. The BusyADC () function may

be used to detect completion of the conversion.

File Name: adcconv.c

OpenADC PIC18CXX2, PIC18FXX2, PIC18FXX8, PIC18FXX39

Function: Configure the A/D convertor.

include: adc.h

Prototype: void OpenADC(unsigned char config,

unsigned char config2);

Librairies compatibles PIC16F87X

Arguments: config

A bitmask that is created by performing a bitwise AND operation (' ϵ ') with a value from each of the categories listed below. These values are

defined in the file adc. h.

A/D clock source:

ADC_FOSC_2
ADC_FOSC_4
ADC_FOSC_8
ADC_FOSC_16
ADC_FOSC_16
ADC_FOSC_32
ADC_FOSC_64
ADC_FOSC_64
ADC_FOSC_RC
Internal RC Oscillator

A/D result justification:

ADC_RIGHT_JUST Result in Least Significant bits
ADC_LEFT_JUST Result in Most Significant bits

DS51297D-page 10 © 2004 Microchip Technology Inc.

Hardware Peripheral Functions

OpenADC PIC18CXX2, PIC18FXX2, PIC18FXX8, PIC18FXX39 (Continued)

```
A/D voltage reference source:
                      VREF+=VDD, VREF-=VSS,
  ADC BANA OREF
                      All analog channels
  ADC 7ANA 1REF
                      AN3=VREF+, All analog
                      channels except AN3
                      AN3=VREF+, AN2=VREF
  ADC 6ANA 2REF
                      VREF+=VDD, VREF-=VSS
  ADC 6ANA OREF
                      AN3=VREF+, VREF-=VSS
  ADC 5ANA 1REF
                      VREF+=VDD, VREF-=VSS
  ADC 5ANA OREF
                      AN3=VREF+, AN2=VREF-
  ADC 4ANA 2REF
  ADC 4ANA 1REF
                      AN3=VREF+
  ADC 3ANA 2REF
                      AN3=VREF+, AN2=VREF-
                      VREF+=VDD, VREF-=VSS
  ADC 3ANA OREF
                      AN3=VREF+, AN2=VREF-
  ADC 2ANA 2REF
  ADC 2ANA 1REF
                      AN3=VREF+
                      AN3=VREF+, AN2=VREF-,
  ADC 1ANA 2REF
                      AN0=A
  ADC 1ANA OREF
                      ANO is analog input
   ADC_OANA_OREF
                      All digital I/O
```

config

A bilmask that is created by performing a bitwise AND operation (' α ') with a value from each of the categories listed below. These values are defined in the file adc.h.

Channel:

```
Channel 0
ADC CHO
                  Channel 1
ADC CH1
                  Channel 2
ADC CH2
ADC CH3
                  Channel 3
ADC CH4
                  Channel 4
ADC CH5
                  Channel 5
ADC CH6
                  Channel 6
                  Channel 7
ADC CH7
```

A/D Interrupts:

ADC INT ON	Interrupts enabled
ADC INT OFF	Interrupts disabled

Remarks:

This function resets the A/D peripheral to the POR state and configures the A/D-related Special Function Registers (SFRs) according to the options specified.

File Name:

adcopen.c

Code Example:

```
OpenADC( ADC_FOSC_32 & ADC_RIGHT_JUST & ADC_1ANA_OREF, ADC_CH0 & ADC_INT_OFF );
```

Hardware Peripheral Functions

SetC	ha	nAD	C
------	----	-----	---

Function: Select the channel used as input to the A/D converter.

Include:

adc.h

Prototype:

void SetChanADC(unsigned char channel);

Arguments: channel

One of the following values (defined in adc.h):

ADC CHO	Channel u
ADC_CH1	Channel 1
ADC_CH2	Channel 2
ADC_CH3	Channel 3
ADC_CH4	Channel 4
ADC_CH5	Channel 5
ADC_CH6	Channel 6
ADC_CH7	Channel 7
ADC_CH8	Channel 8
ADC_CH9	Channel 9
ADC_CH10	Channel 10
ADC CH11	Channel 11

Remarks:

Selects the pin that will be used as input to the A/D converter.

File Name:

adcsetch.c

Code Example:

SetChanADC(ADC_CH0);

ReadADC

Function: Read the result of an A/D conversion.

Include:

adc.h

Prototype:

int ReadADC(void);

Remarks:

This function reads the 16-bit result of an A/D conversion.

Return Value:

This function returns the 16-bit signed result of the A/D conversion. Based on the configuration of the A/D converter (e.g., using the

OpenADC () function), the result will be contained in the Least Significant or Most Significant bits of the 16-bit result.

File Name:

adcread.c

Librairies compatibles PIC16F87X