


ORIGINAL

# **BEP des Métiers de l'Electronique 2001**

## **SYSTEME OPUS 20**



**Documentations constructeurs**

de l'épreuve EP2 et EP3

**SOMMAIRE**

<b>DESIGNATION</b>	<b>PAGE</b>
4066	1 - 2
74ALS138	3 - 4
74ALS139	5 - 6
74HC193	7 - 10
74HC393	11 - 13
74LS257	14 - 15

Quadruple bilateral switches

HEF4066B  
gates

DESCRIPTION

The HEF4066B has four independent bilateral analogue switches (transmission gates). Each switch has two input/output terminals (Y/Z) and an active HIGH enable input (E). When E is connected to  $V_{DD}$  a low impedance bidirectional path between Y and Z is established (ON condition). When E is connected to  $V_{SS}$  the switch is

disabled and a high impedance between Y and Z is established (OFF condition).

The HEF4066B is pin compatible with the HEF4016B but exhibits a much lower ON resistance. In addition the ON resistance is relatively constant over the full input signal range.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

- HEF4066BP(N): 14-lead DIL; plastic (SOT27-1)
- HEF4066BD(F): 14-lead DIL; ceramic (cerdip (SOT73))
- HEF4066BT(D): 14-lead SO; plastic (SOT108-1)
- ( ): Package Designator North America

PINNING

- $E_0$  to  $E_3$  enable inputs
- $Y_0$  to  $Y_3$  input/output terminals
- $Z_0$  to  $Z_3$  input/output terminals

APPLICATION INFORMATION

An example of application for the HEF4066B is:

- Analogue and digital switching




Fig.3 Schematic diagram (one switch).

Quadruple bilateral switches

HEF4066B  
gates

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Power dissipation per switch

P max. 100 mW

For other RATINGS see Family Specifications

**DC CHARACTERISTICS**

T<sub>amb</sub> = 25 °C

	V <sub>DD</sub> V	SYMBOL	MIN.	TYP.	MAX.	CONDITIONS
ON resistance	5	R <sub>ON</sub>	-	350	2500	E <sub>n</sub> at V <sub>DD</sub> V <sub>is</sub> = V <sub>SS</sub> to V <sub>DD</sub> see Fig.4
	10		-	80	245	
	15		-	60	175	
ON resistance	5	R <sub>ON</sub>	-	115	340	E <sub>n</sub> at V <sub>DD</sub> V <sub>is</sub> = V <sub>SS</sub> see Fig.4
	10		-	50	160	
	15		-	40	115	
ON resistance	5	R <sub>ON</sub>	-	120	365	E <sub>n</sub> at V <sub>DD</sub> V <sub>is</sub> = V <sub>DD</sub> see Fig.4
	10		-	65	200	
	15		-	50	155	
'Δ' ON resistance between any two channels	5	ΔR <sub>ON</sub>	-	25	-	E <sub>n</sub> at V <sub>DD</sub> V <sub>is</sub> = V <sub>SS</sub> to V <sub>DD</sub> see Fig.4
	10		-	10	-	
	15		-	5	-	
OFF state leakage current, any channel OFF	5	I <sub>oz</sub>	-	-	-	E <sub>n</sub> at V <sub>SS</sub>
	10		-	-	-	
	15		-	-	200	
E <sub>n</sub> input voltage LOW	5	V <sub>IL</sub>	-	2,25	1	I <sub>is</sub> = 10 μA see Fig.9
	10		-	4,50	2	
	15		-	6,75	2	

	V <sub>DD</sub> V	SYMBOL	T <sub>amb</sub> (°c)			CONDITIONS
			-40	+25	+85	
			MAX.	MAX.	MAX.	
Quiescent device current	5	I <sub>DD</sub>	1,0	1,0	7,5	V <sub>SS</sub> = 0; all valid input combinations; V <sub>I</sub> = V <sub>SS</sub> or V <sub>DD</sub>
	10		2,0	2,0	15,0	
	15		4,0	4,0	30,0	
Input leakage current at E <sub>n</sub>	15	± I <sub>IN</sub>	-	300	1000	E <sub>n</sub> at V <sub>SS</sub> or V <sub>DD</sub>

# 1-of-8 decoder/demultiplexer

# 74ALS138

## FEATURES


- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding

## DESCRIPTION

The 74ALS138 decoder accepts three binary weighted inputs (A0, A1, A2) and when enabled, provides eight mutually exclusive, active-Low outputs ( $\bar{Q}0 - \bar{Q}7$ ). The device features three Enable inputs; two active-Low (E0, E1) and one active-High (E2). Every output will be High unless  $\bar{E}0$  and  $\bar{E}1$  are Low and E2 is High. This multiple enable function allows easy parallel expansion of the device to 1-of-32 (5 lines to 32 lines) decoder with just four 74ALS138s and one inverter. The device can be used as an eight output demultiplexer by using one of the active-Low Enable inputs as the data input and the remaining Enable inputs as strobes. Enable inputs not used must be permanently tied to their appropriate active-High or active-Low state.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS138	12.0ns	4.0mA

## PIN CONFIGURATION



## ORDERING INFORMATION


DESCRIPTION	ORDER CODE	DRAWING NUMBER
	COMMERCIAL RANGE V <sub>CC</sub> = 5V ±10%, T <sub>amb</sub> = 0°C to +70°C	
16-pin plastic DIP	74ALS138N	SOT38-4
16-pin plastic SO	74ALS138D	SOT109-1

## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A0 - A2	Address inputs	1.0/1.0	20µA/0.1mA
E0, E1	Enable inputs (active-Low)	1.0/1.0	20µA/0.1mA
E2	Enable input (active-High)	1.0/1.0	20µA/0.1mA
$\bar{Q}0 - \bar{Q}7$	Data outputs (active-Low)	50/33	1.0mA/20mA

NOTE: One (1.0) ALS unit load is defined as: 20µA in the High state and 0.1mA in the Low state.

## LOGIC SYMBOL




## IEC/IEEE SYMBOL



1-of-8 decoder/demultiplexer

74ALS138

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS						OUTPUTS							
E0	E1	E2	A0	A1	A2	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	L	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	H	L	L	H	L	H	H	H	H	H	H
L	L	H	L	H	L	H	H	L	H	H	H	H	H
L	L	H	H	H	L	H	H	H	L	H	H	H	H
L	L	H	H	L	H	H	H	H	H	H	L	H	H
L	L	H	L	H	H	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	L

H = High voltage level  
 L = Low voltage level  
 X = Don't care

## Dual 1-of-4 decoder/demultiplexer

## 74ALS139


### FEATURES

- Demultiplexing capability
- Two independent 1-of-4 decoders
- Multi-function capability

### DESCRIPTION

The 74ALS139 is a dual 1-of-4 decoder/demultiplexer. This device has two independent decoders, each accepting two binary weighted inputs ( $A_{0n}$ ,  $A_{1n}$ ) and providing four mutually exclusive active-Low outputs ( $\bar{Q}_{0n}$ – $\bar{Q}_{3n}$ ). Each decoder has an active-Low enable ( $\bar{E}$ ). When  $\bar{E}$  is High, every output is forced High. The enable can be used as the data input for a 1-of-4 demultiplexer application.

### PIN CONFIGURATION



SF00129

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS139	6.0ns	4mA

### ORDERING INFORMATION


DESCRIPTION	ORDER CODE	DRAWING NUMBER
	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ , $T_{amb} = 0^\circ C$ to $+70^\circ C$	
16-pin plastic DIP	74ALS139N	SOT38-4
16-pin plastic SO	74ALS139D	SOT109-1

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$A_{0n}$ , $A_{1n}$	Address inputs	1.0/1.0	20 $\mu$ A/0.1mA
$\bar{E}_a$ , $\bar{E}_b$	Enable inputs (active-Low)	1.0/1.0	20 $\mu$ A/0.1mA
$\bar{Q}_{0n}$ , $\bar{Q}_{1n}$	Data outputs	20/80	0.4mA/8mA


NOTE: One (1.0) ALS unit load is defined as: 20 $\mu$ A in the High state and 0.1mA in the Low state.

### LOGIC SYMBOL



SF00130

### IEC/IEEE SYMBOL




SF00131

Dual 1-of-4 decoder/demultiplexer

74ALS139

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS			OUTPUTS			
E	A0	A1	$\bar{Q}0$	$\bar{Q}1$	$\bar{Q}2$	$\bar{Q}3$
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	H	L	H	L	H	H
L	L	H	H	H	L	H
L	H	H	H	H	H	L

H = High voltage level  
 L = Low voltage level  
 X = Don't care

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
$V_{CC}$	Supply voltage	-0.5 to +7.0	V
$V_{IN}$	Input voltage	-0.5 to +7.0	V
$I_{IN}$	Input current	-30 to +5	mA
$V_{OUT}$	Voltage applied to output in High output state	-0.5 to $V_{CC}$	V
$I_{OUT}$	Current applied to output in Low output state	16	mA
$T_{amb}$	Operating free-air temperature range	0 to +70	°C
$T_{stg}$	Storage temperature range	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
$V_{CC}$	Supply voltage	4.5	5.0	5.5	V
$V_{IH}$	High-level input voltage	2.0			V
$V_{IL}$	Low-level input voltage			0.8	V
$I_{IK}$	Input clamp current			-18	mA
$I_{OH}$	High-level output current			-0.4	mA
$I_{OL}$	Low-level output current			8	mA
$T_{amb}$	Operating free-air temperature range	0		+70	°C



## Presettable synchronous 4-bit binary up/down counter

### 74HC/HCT193

#### FEATURES

- Synchronous reversible 4-bit binary counting
- Asynchronous parallel load
- Asynchronous reset
- Expandable without external logic
- Output capability: standard
- $I_{CC}$  category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT193 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT193 are 4-bit synchronous binary up/down counters. Separate up/down clocks,  $CP_U$  and  $CP_D$  respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either clock input. If the  $CP_U$  clock is pulsed while  $CP_D$  is held HIGH, the device will count up. If the  $CP_D$  clock is pulsed while  $CP_U$  is held HIGH, the device will count down. Only one clock input can be held HIGH at any time, or erroneous operation will result. The device can be cleared at any time by the asynchronous master reset input (MR); it may also be loaded in parallel by activating the asynchronous parallel load input ( $\overline{PL}$ ).

The "193" contains four master-slave JK flip-flops with the necessary steering logic to provide the asynchronous reset, load, and synchronous count up and count down functions.

Each flip-flop contains JK feedback from slave to master, such that a LOW-to-HIGH transition on the  $CP_D$  input will decrease the count by one, while a similar transition on the  $CP_U$  input will advance the count by one.

One clock should be held HIGH while counting with the other, otherwise the circuit will either count by two's or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW. Applications requiring reversible operation must make the reversing decision while the activating clock is HIGH to avoid erroneous counts.

The terminal count up ( $\overline{TC_U}$ ) and terminal count down ( $\overline{TC_D}$ ) outputs are normally HIGH. When the circuit has reached the maximum count state of 15, the next HIGH-to-LOW transition of  $CP_U$  will cause  $\overline{TC_U}$  to go LOW.

$\overline{TC_U}$  will stay LOW until  $CP_U$  goes HIGH again, duplicating the count up clock.

Likewise, the  $\overline{TC_D}$  output will go LOW when the circuit is in the zero state and the  $CP_D$  goes LOW. The terminal count outputs can be used as the clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms. Multistage counters will not be fully synchronous, since there is a slight delay time difference added for each stage that is added.

The counter may be preset by the asynchronous parallel load capability of the circuit. Information present on the parallel data inputs ( $D_0$  to  $D_3$ ) is loaded into the counter and appears on the outputs ( $Q_0$  to  $Q_3$ ) regardless of the conditions of the clock inputs when the parallel load ( $\overline{PL}$ ) input is LOW. A HIGH level on the master reset (MR) input will disable the parallel load gates, override both clock inputs and set all outputs ( $Q_0$  to  $Q_3$ ) LOW. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

Pre-settable synchronous 4-bit binary up/down counter




74HC/HCT193

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
3, 2, 6, 7	$Q_0$ to $Q_3$	flip-flop outputs
4	$CP_D$	count down clock input <sup>(1)</sup>
5	$CP_U$	count up clock input <sup>(1)</sup>
8	GND	ground (0 V)
11	$\overline{PL}$	asynchronous parallel load input (active LOW)
12	$\overline{TC_U}$	terminal count up (carry) output (active LOW)
13	$\overline{TC_D}$	terminal count down (borrow) output (active LOW)
14	MR	asynchronous master reset input (active HIGH)
15, 1, 10, 9	$D_0$ to $D_3$	data inputs
16	$V_{CC}$	positive supply voltage

Note

1. LOW-to-HIGH, edge triggered



Presettable synchronous 4-bit binary  
up/down counter

74HC/HCT193

FUNCTION TABLE

OPERATING MODE	INPUTS								OUTPUTS					
	MR	$\overline{PL}$	CP <sub>U</sub>	CP <sub>D</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	$\overline{TC}_U$	$\overline{TC}_D$
reset (clear)	H	X	X	L	X	X	X	X	L	L	L	L	H	L
	H	X	X	H	X	X	X	X	L	L	L	L	H	H
parallel load	L	L	X	L	L	L	L	L	L	L	L	L	H	L
	L	L	X	H	L	L	L	L	L	L	L	L	H	H
	L	L	L	X	H	H	H	H	H	H	H	H	L	H
	L	L	H	X	H	H	H	H	H	H	H	H	H	H
count up	L	H	↑	H	X	X	X	X	count up				H <sup>(2)</sup>	H
count down	L	H	H	↑	X	X	X	X	count down				H	H <sup>(3)</sup>

Notes

- H = HIGH voltage level  
L = LOW voltage level  
X = don't care  
↑ = LOW-to-HIGH clock transition
- $\overline{TC}_U$  = CP<sub>U</sub> at terminal count up (HHHH)
- $\overline{TC}_D$  = CP<sub>D</sub> at terminal count down (LLLL)






Fig.4 Functional diagram.

Pre-settable synchronous 4-bit binary up/down counter

74HC/HCT193



## Dual 4-bit binary ripple counter

## 74HC/HCT393

## FEATURES

- Two 4-bit binary counters with individual clocks
- Divide-by any binary module up to 28 in one package
- Two master resets to clear each 4-bit counter individually
- Output capability: standard
- I<sub>CC</sub> category: MSI

## GENERAL DESCRIPTION

The 74HC/HCT393 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT393 are 4-bit binary ripple counters with separate clocks (1 $\overline{CP}$  and 2 $\overline{CP}$ ) and master reset (1MR and 2MR) inputs to each counter. The operation of each half of the "393" is the same as the "93" except no external clock connections are required.

The counters are triggered by a HIGH-to-LOW transition of the clock inputs. The counter outputs are internally connected to provide clock inputs to succeeding stages. The outputs of the ripple counter do not change synchronously and should not be used for high-speed address decoding.

The master resets are active-HIGH asynchronous inputs to each 4-bit counter identified by the "1" and "2" in the pin description.

A HIGH level on the nMR input overrides the clock and sets the outputs LOW.

## QUICK REFERENCE DATA

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay n $\overline{CP}$ to nQ <sub>0</sub> nQ to nQ <sub>n+1</sub> nMR to nQ <sub>n</sub>	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V	12	20	ns
			5	6	ns
			11	15	ns
f <sub>max</sub>	maximum clock frequency		99	53	MHz
C <sub>I</sub>	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per counter	notes 1 and 2	23	25	pF

## Notes

1. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

$\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>  
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

## ORDERING INFORMATION




See "74HC/HCT/HCU/HCMOS Logic Package Information".

Dual 4-bit binary ripple counter

74HC/HCT393

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 13	$1\overline{CP}$ , $2\overline{CP}$	clock inputs (HIGH-to-LOW, edge-triggered)
2, 12	1MR, 2MR	asynchronous master reset inputs (active HIGH)
3, 4, 5, 6, 11, 10, 9, 8	$1Q_0$ to $1Q_3$ , $2Q_0$ to $2Q_3$	flip-flop outputs
7	GND	ground (0 V)
14	$V_{CC}$	positive supply voltage



Dual 4-bit binary ripple counter

74HC/HCT393




Fig.4 Functional diagram.




Fig.5 State diagram.




Fig.6 Logic diagram (one counter).

COUNT SEQUENCE FOR 1 COUNTER

COUNT	OUTPUTS			
	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H
10	L	H	L	H
11	H	H	L	H
12	L	L	H	H
13	H	L	H	H
14	L	H	H	H
15	H	H	H	H

Notes

- 1. H = HIGH voltage level
- L = LOW voltage level




# QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

The LSTTL/MSI SN54/74LS257B and the SN54/74LS258B are Quad 2-Input Multiplexers with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable ( $\bar{E}_O$ ) Input, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- Schottky Process For High Speed
- Multiplexer Expansion By Tying Outputs Together
- Non-Inverting 3-State Outputs
- Input Clamp Diodes Limit High Speed Termination Effects
- Special Circuitry Ensures Glitch Free Multiplexing
- ESD > 3500 Volts

CONNECTION DIAGRAM DIP (TOP VIEW)




VCC = PIN 16  
GND = PIN 8


NOTE:  
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

**SN54/74LS257B**  
**SN54/74LS258B**


**QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS**  
**LOW POWER SCHOTTKY**



**J SUFFIX**  
**CERAMIC**  
**CASE 620-09**



**N SUFFIX**  
**PLASTIC**  
**CASE 648-08**



**D SUFFIX**  
**SOIC**  
**CASE 751B-03**

**ORDERING INFORMATION**

SN54LSXXXJ	Ceramic
SN74LSXXXN	Plastic
SN74LSXXXD	SOIC



**SN54/74LS257B • SN54/74LS258B**

**FUNCTIONAL DESCRIPTION**

The LS257B and LS258B are Quad 2-Input Multiplexers with 3-state outputs. They select four bits of data from two sources each under control of a Common Data Select Input. When the Select Input is LOW, the I<sub>0</sub> inputs are selected and when Select is HIGH, the I<sub>1</sub> inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form for the LS257B and in the inverted form for the LS258B.

When the Output Enable Input ( $\bar{E}_0$ ) is HIGH, the outputs are forced to a high impedance "off" state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

The LS257B and LS258B are the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below:

**LS257B**

$$Z_a = \bar{E}_0 \cdot (I_{1a} \cdot S + I_{0a} \cdot \bar{S})$$

$$Z_b = \bar{E}_0 \cdot (I_{1b} \cdot S + I_{0b} \cdot \bar{S})$$

$$Z_c = E_0 \cdot (I_{1c} \cdot S + I_{0c} \cdot \bar{S})$$

$$Z_d = E_0 \cdot (I_{1d} \cdot S + I_{0d} \cdot \bar{S})$$

**LS258B**

$$Z_a = E_0 \cdot (I_{1a} \cdot S + I_{0a} \cdot \bar{S})$$

$$\bar{Z}_b = \bar{E}_0 \cdot (I_{1b} \cdot S + I_{0b} \cdot \bar{S})$$

$$Z_c = E_0 \cdot (I_{1c} \cdot S + I_{0c} \cdot \bar{S})$$

$$\bar{Z}_d = \bar{E}_0 \cdot (I_{1d} \cdot S + I_{0d} \cdot \bar{S})$$

**TRUTH TABLE**

OUTPUT ENABLE	SELECT INPUT	DATA INPUTS		OUTPUTS LS257B	OUTPUTS LS258B
		I <sub>0</sub>	I <sub>1</sub>	Z	$\bar{Z}$
H	X	X	X	(Z)	(Z)
L	H	X	L	L	H
L	H	X	H	H	L
L	L	L	X	L	H
L	L	H	X	H	L

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care  
 (Z) = High Impedance (off)

**GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Typ	Max	Unit
V <sub>CC</sub>	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T <sub>A</sub>	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I <sub>OH</sub>	Output Current — High	54			-1.0	mA
74				-2.6		
I <sub>OL</sub>	Output Current — Low	54			12	mA
		74			24	