BEP des Métiers de l'Electronique 2001

SYSTEME OPUS 20



Documentations constructeurs

de l'épreuve EP2 et EP3

SOMMAIRE

DESIGNATION	PAGE
4066	1 - 2
74ALS138	3 - 4
74ALS139	5 - 6
74HC193	7 - 10
74HC393	11 - 13
74LS257	14 - 15



Quadruple bilateral switches


HEF4066B gates


DESCRIPTION

The HEF4066B has four independent bilateral analogue switches (transmission gates). Each switch has two input/output terminals (Y/Z) and an active HIGH enable input (E). When E is connected to V_{DD} a low impedance bidirectional path between Y and Z is established (ON condition). When E is connected to V_{SS} the switch is

disabled and a high impedance between Y and Z is established (OFF condition).

The HEF4066B is pin compatible with the HEF4016B but exhibits a much lower ON resistance. In addition the ON resistance is relatively constant over the full input signal range.





HEF4066BP(N): 14-lead DIL; plastic (SOT27-1)

HEF4066BD(F): 14-lead DIL; ceramic (cerdip)

(SOT73))

HEF4066BT(D): 14-lead SO; plastic (SOT108-1)

(): Package Designator North America

PINNING

E₀ to E₃ enable inputs


Y₀ to Y₃ input/output terminals

Z₀ to Z₃ input/output terminals

APPLICATION INFORMATION

An example of application for the HEF4066B is:

Analogue and digital switching



Quadruple bilateral switches

HEF4066B gates

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Power dissipation per switch

P max. 100 mW

For other RATINGS see Family Specifications

DC CHARACTERISTICS

T_{amb} = 25 °C

	V _{DD} V	SYMBOL	MIN.	TYP.	MAX.		CONDITIONS
	5		-	350	2500	Ω	E _n at V _{DD}
ON resistance	10	RON	-	80	245	Ω	$V_{is} = V_{SS}$ to V_{DD}
	15		-	60	175	Ω	see Fig.4
	5		-	115	340	Ω	E _n at V _{DD}
ON resistance	10	RON	-	50	160	Ω	V _{is} = V _{SS}
	15		-	40	115	Ω	see Fig.4
	5		-	120	365	Ω	E _n at V _{DD}
ON resistance	10	RON	-	65	200	Ω	$V_{is} = V_{DD}$
	15		_	50	155	Ω	see Fig.4
'Δ' ON resistance	5		-	25	_	Ω	E _n at V _{DD}
between any two	10	ΔRON	-	10	-	Ω	$V_{is} = V_{SS}$ to V_{DD}
channels	15		_	5	_	Ω	see Fig.4
OFF state leakage	5		-	_	_	nA	
current, any	10	loz	-	-	-	nΑ	E _n at V _{SS}
channel OFF	15		-	_	200	nΑ	
E _n input voltage	5		-	2,25	1	٧	1 404
LOW	10	VIL	-	4,50	2	٧	l _{is} = 10 μ A see Fig.9
	15		<u> </u>	6,75	2	٧	

	V _{DD}	SYMBOL		T _{amb} (°c)			CONDITIONS	
	V	V		-40	+25	+85		
			MAX.	MAX.	MAX.			
Quiescent device	5		1,0	1,0	7,5	μΑ	V _{SS} = 0; all valid	
current	10	loo	2,0	2,0	15,0	μΑ	input combinations;	
	15		4,0	4,0	30,0	μΑ	$V_{l} = V_{SS}$ or V_{DD}	
Input leakage current at En	15	±IN	-	300	1000	nA	E _n at V _{SS} or V _{DD}	



1-of-8 decoder/demultiplexer

74ALS138

FEATURES


- Demultiplexing capability
- Multiple input enable for easy expansion
- · Ideal for memory chip select decoding

DESCRIPTION

The 74ALS138 decoder accepts three binary weighted inputs (A0, A1, A2) and when enabled, provides eight mutually exclusive, active-Low outputs ($\overline{Q}0-\overline{Q}7$). The device features three Enable inputs; two active-Low (E0, E1) and one active-High (E2). Every output will be High unless E0 and E1 are Low and E2 is High. This multiple enable function allows easy parallel expansion of the device to 1-of-32 (5 lines to 32 lines) decoder with just four 74ALS138s and one inverter. The device can be used as an eight output demultiplexer by using one of the active-Low Enable inputs as the data input and the remaining Enable inputs as strobes. Enable inputs not used must be permanently tied to their appropriate active-High or active-Low state.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS138	12.0ns	4.0mA

PIN CONFIGURATION



ORDERING INFORMATION


	ORDER CODE		
DESCRIPTION	COMMERCIAL RANGE V _{CC} = 5V ±10%, T _{amb} = 0°C to +70°C	DRAWING NUMBER	
16-pin plastic DIP	74ALS138N	SOT38-4	
16-pin plastic SO	74ALS138D	SOT109-1	

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A0 - A2	Address inputs	1.0/1.0	20μA/0.1mA
E0, E1	Enable inputs (active-Low)	1.0/1.0	20μA/0.1mA
E2	Enable input (active-High)	1.0/1.0	20μA/0.1mA
Q0 - Q7	Data outputs (active-Low)	50/33	1.0mA/20mA

NOTE: One (1.0) ALS unit load is defined as: 20µA in the High state and 0.1mA in the Low state.

LOGIC SYMBOL



IEC/IEEE SYMBOL






1-of-8 decoder/demultiplexer

74ALS138

LOGIC DIAGRAM



FUNCTION TABLE

	INPUTS								OUT	PUTS			
E0	E1	E2	A0	A1	A2	720	Q1	Ū 2	Q 3	Q 4	₫5	₫6	27
Н	×	×	X	Х	×	Н	Н	Н	Н	Н	Н	Н	Н
Х	н	х	X	×	×	Н	Н	Н	Н	Н	Н	Н	Н
Х	х	L	Х	х	×	Н	н	н	Н	Н	Н	Н	Н
L	L	н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	L	Н	Н	L	L	Н	L	Н	Н	Н	н	н	Н
L	L	Н	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
L	L	Н	Н	Н	L	Н	Н	Н	L	Н	Н	Н	Н
L	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н
L	L	Н	H	L	Н	Н	н	н	Н	Н	L	Н	Н
L	L	Н	L	н	н	Н	Н	Н	Н	Н	Н	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

High voltage level Low voltage level Don't care

Dual 1-of-4 decoder/demultiplexer

74ALS139

FEATURES


- Demultiplexing capability
- Two independent 1-of-4 decoders
- Multi-function capability

DESCRIPTION

The 74ALS139 is a dual 1-of-4 decoder/demultiplexer. This device has two independent decoders, each accepting two binary weighted inputs (A_{0n}, A_{1n}) and providing four mutually exclusive active-Low outputs (Q̄0n—Q̄3n). Each decoder has an active-Low enable (E). When E is High, every output is forced High. The enable can be used as the data input for a 1-of-4 demultiplexer application.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS139	6.0ns	4mA

PIN CONFIGURATION



ORDERING INFORMATION


	ORDER CODE	
DESCRIPTION	COMMERCIAL RANGE V _{CC} = 5V ±10%, T _{amb} = 0°C to +70°C	DRAWING NUMBER
16-pin plastic DIP	74ALS139N	SOT38-4
16-pin plastic SO	74ALS139D	SOT109-1

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A0n, A1n	Address inputs	1.0/1.0	20μA/0.1 mA
Ea, Eb	Enable inputs (active-Low)	1.0/1.0	20μA/0.1mA
Q0n, Q1n	Data outputs	20/80	0.4mA/8mA

NOTE: One (1.0) ALS unit load is defined as: 20µA in the High state and 0.1mA in the Low state.

LOGIC SYMBOL




IEC/IEEE SYMBOL



Dual 1-of-4 decoder/demultiplexer

74ALS139

LOGIC DIAGRAM



FUNCTION TABLE

	INPUTS			OUT	PUTS	
E	A0	A1	G 0	<u>a</u> 1	G 2	₫3
Н	×	Х	Н	н	Н	Н
L	L	L	L	н	н	н
L	н	L	н	L	н	н
L	L	Н	н	н	L	н
L	н	н	н	н	н	L

High voltage level Low voltage level

Don't care

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT	
V _{CC}	Supply voltage	-0.5 to +7.0	V	
V _{IN}	Input voltage	-0.5 to +7.0	V	
IIN	Input current	-30 to +5	mA	
V _{OUT}	Voltage applied to output in High output state	-0.5 to V _{CC}	V	
lout	Current applied to output in Low output state	16	mA	
Tamb	Operating free-air temperature range	0 to +70	°C	
T _{stg}	Storage temperature range	65 to +150	°C	

RECOMMENDED OPERATING CONDITIONS

SYMBOL	DADAMETER					
SIMBUL	PARAMETER	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5.0	5.5	V	
V _{IH}	High-level input voltage	2.0			V	
V _{IL}	Low-level input voltage			0.8	V	
ł _{ik}	Input clamp current			-18	mA	
ЮН	High-level output current			0.4	mA	
loL	Low-level output current			8	mA	
T _{amb}	Operating free-air temperature range	0		+70	°C	



Presettable synchronous 4-bit binary up/down counter

74HC/HCT193

FEATURES

- · Synchronous reversible 4-bit binary counting
- · Asynchronous parallel load
- Asynchronous reset
- · Expandable without external logic
- · Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT193 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT193 are 4-bit synchronous binary up/down counters. Separate up/down clocks, CP_U and CP_D respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either clock input. If the CP_U clock is pulsed while CP_D is held HIGH, the device will count up. If the CP_D clock is pulsed while CP_U is held HIGH, the device will count down. Only one clock input can be held HIGH at any time, or erroneous operation will result. The device can be cleared at any time by the asynchronous master reset input (MR); it may also be loaded in parallel by activating the asynchronous parallel load input (\overline{PL}).

The "193" contains four master-slave JK flip-flops with the necessary steering logic to provide the asynchronous reset, load, and synchronous count up and count down functions.

Each flip-flop contains JK feedback from slave to master, such that a LOW-to-HIGH transition on the CP_D input will decrease the ∞ unt by one, while a similar transition on the CP_U input will advance the ∞ unt by one.

One clock should be held HIGH while counting with the other, otherwise the circuit will either count by two's or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW. Applications requiring reversible operation must make the reversing decision while the activating clock is HIGH to avoid erroneous counts.

The terminal count up (\overline{TC}_U) and terminal count down (\overline{TC}_D) outputs are normally HIGH. When the circuit has reached the maximum count state of 15, the next HIGH-to-LOW transition of CP_U will cause \overline{TC}_U to go LOW.

 \overline{TC}_U will stay LOW until CP $_U$ goes HIGH again, duplicating the count up clock.

Likewise, the $\overline{\text{TC}}_{\text{D}}$ output will go LOW when the circuit is in the zero state and the CP_{D} goes LOW. The terminal count outputs can be used as the clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms. Multistage counters will not be fully synchronous, since there is a slight delay time difference added for each stage that is added.

The counter may be preset by the asynchronous parallel load capability of the circuit. Information present on the parallel data inputs (D_0 to D_3) is loaded into the counter and appears on the outputs (Q_0 to Q_3) regardless of the conditions of the clock inputs when the parallel load (\overline{PL}) input is LOW. A HIGH level on the master reset (MR) input will disable the parallel load gates, override both clock inputs and set all outputs (Q_0 to Q_3) LOW. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

Presettable synchronous 4-bit binary up/down counter


74HC/HCT193


PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
3, 2, 6, 7	Q ₀ to Q ₃	flip-flop outputs
4	CPD	count down clock input ⁽¹⁾
5	CPu	count up clock input ⁽¹⁾
8	GND	ground (0 V)
11	PL	asynchronous parallel load input (active LOW)
12	TC _U	terminal count up (carry) output (active LOW)
13	TC _D	terminal count down (borrow) output (active LOW)
14	MR	asynchronous master reset input (active HIGH)
15, 1, 10, 9	D ₀ to D ₃	data inputs
16	Vcc	positive supply voltage

Note

1. LOW-to-HIGH, edge triggered







Presettable synchronous 4-bit binary up/down counter


74HC/HCT193

FUNCTION TABLE

		INPUTS				OUTPUTS								
OPERATING MODE	MR	PL	CPU	CPD	Do	D ₁	D ₂	D ₃	Q ₀	Q ₁	Q ₂	Q ₃	TCU	TCD
reset (clear)	H	X X	X X	L H	X X	X X	X X	X X	L	L	L	L L	H	L H
parallel load	L	L L L	X X L	L H X	LHH	L L H	L L H	L L H	L H H	L H H	L L H	L H H	H H L	L H H
count up	L	Н	1	Н	Х	X	X	X		conu	<u> </u>		H(2)	Н
count down	L	Н	Н	1	Х	X	Х	X		count	down		Н	H ⁽³⁾


Notes


- 1. H = HIGH voltage level
 - L = LOW voltage level
 - X = don't care
 - 1 = LOW-to-HIGH clock transition
- 2. $\overline{TC}_U = CP_U$ at terminal count up (HHHH)
- 3. $\overline{TC}_D = CP_D$ at terminal count down (LLLL)



Presettable synchronous 4-bit binary up/down counter

74HC/HCT193







Dual 4-bit binary ripple counter

74HC/HCT393

FEATURES

· Two 4-bit binary counters with individual clocks

• Divide-by any binary module up to 28 in one package

Two master resets to clear each 4-bit counter individually

· Output capability: standard

I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT393 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT393 are 4-bit binary ripple counters with separate clocks (1CP and 2CP) and master reset (1MR and 2MR) inputs to each counter. The operation of each half of the "393" is the same as the "93" except no external clock connections are required.

The counters are triggered by a HIGH-to-LOW transition of the clock inputs. The counter outputs are internally connected to provide clock inputs to succeeding stages. The outputs of the ripple counter do not change synchronously and should not be used for high-speed address decoding.

The master resets are active-HIGH asynchronous inputs to each 4-bit counter identified by the "1" and "2" in the pin description.

A HIGH level on the nMR input overrides the clock and sets the outputs LOW.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; $t_r = t_f = 6$ ns

CVMBOI	DADAMETER	COMPITIONS	TY	1		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNIT	
t _{PHL} / t _{PLH}	propagation delay	C _L = 15 pF; V _{CC} = 5 V				
	nCP to nQ ₀		12	20	ns	
	nQ to nQ _{n+1}		5	6	ns	
	nMR to nQ _n		11	15	ns	
f _{max}	maximum clock frequency	7	99	53	MHz	
Cı	input capacitance		3.5	3.5	ρF	
C _{PD}	power dissipation capacitance per counter	notes 1 and 2	23	25	pF	

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz

fo = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$

CL = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is $V_1 = GND$ to V_{CC} For HCT the condition is $V_1 = GND$ to $V_{CC} - 1.5$ V

ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".


Dual 4-bit binary ripple counter


74HC/HCT393

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 13	1CP, 2CP	clock inputs (HIGH-to-LOW, edge-triggered)
2, 12	1MR, 2MR	asynchronous master reset inputs (active HIGH)
3, 4, 5, 6, 11, 10, 9, 8	1Q ₀ to 1Q ₃ , 2Q ₀ to 2Q ₃	flip-flop outputs
7	GND	ground (0 V)
14	V _{CC}	positive supply voltage










Dual 4-bit binary ripple counter

74HC/HCT393







COUNT SEQUENCE FOR 1 COUNTER

COUNT		OUT	PUTS	
COUNT	Q ₀	Q ₁	Q ₂	Q ₃
0	L	L	L	L
1	H	L	L	L
2	L	JH .	L	L
3	Н	H	L	L
4	L	L	Н	L
5	Н	L	H	L
6	L	Н	H	L
7	Н	Н	Н	L
8	L .	L	L	Н
9	Н	L	L	н
10	L	H	L	Н
11	H	Н	L	н
12	L	L	Н	н
13	H	L	H	н
14	L	Н	Н	Н
15	Н	Н	Н	H

Notes

H = HIGH voltage level
 L = LOW voltage level




QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

The LSTTL/MSI SN54/74LS257B and the SN54/74LS258B are Quad 2-Input Multiplexers with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (EO) Input, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- Schottky Process For High Speed
- Multiplexer Expansion By Tying Outputs Together
- Non-Inverting 3-State Outputs
- Input Clamp Diodes Limit High Speed Termination Effects
- Special Circuitry Ensures Glitch Free Multiplexing
- ESD > 3500 Volts


CONNECTION DIAGRAM DIP (TOP VIEW)



SN54/74LS257B SN54/74LS258B

QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

SN54LSXXXJ Ceramic SN74LSXXXN Plastic SN74LSXXXD SOIC

SN54/74LS257B • SN54/74LS258B

FUNCTIONAL DESCRIPTION

The LS257B and LS258B are Quad 2-Input Multiplexers with 3-state outputs. They select four bits of data from two sources each under control of a Common Data Select Input. When the Select Input is LOW, the I0 inputs are selected and when Select is HIGH, the I1 inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form for the LS257B and in the inverted form for the LS258B.

The LS257B and LS258B are the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below:

When the Output Enable Input (E_0) is HIGH, the outputs are forced to a high impedance "off" state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

LS257B

$$Z_a = E_0 \cdot (I_{1a} \cdot S + I_{0a} \cdot \underline{S}) Z_b = E_0 \cdot (I_{1b} \cdot S + I_{0b} \cdot \underline{S})$$

 $Z_c = E_0 \cdot (I_{1c} \cdot S + I_{0c} \cdot S) Z_d = E_0 \cdot (I_{1d} \cdot S + I_{0d} \cdot S)$

$$Z_a = E_0 \cdot (i_{1a} \cdot S + i_{0a} \cdot \underline{S}) Z_b = E_0 \cdot (i_{1b} \cdot S + i_{0b} \cdot \underline{S})$$

 $Z_c = E_0 \cdot (i_{1c} \cdot S + i_{0c} \cdot S) Z_d = E_0 \cdot (i_{1d} \cdot S + i_{0d} \cdot S)$

TRUTH TABLE

OUTPUT ENABLE	SELECT INPUT	DATA INPUTS				OUTPUTS LS257B	OUTPUTS LS258B
EO	S	10	ĺη	Z	Z		
H	Х	Х	х	(Z)	(Z)		
L	Н	X	L	L	H		
L	н	x	Н	н	L		
L	L	L	X	L	н		
L	L	Н	X	н	L		

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

(Z) = High Impedance (off)

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
loL	Output Current — Low	54 74			12 24	mA